參數(shù)資料
型號(hào): 5962-8967402XX
廠商: MAXIM INTEGRATED PRODUCTS INC
元件分類: ADC
英文描述: 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, CQCC44
封裝: CERAMIC, LCC-44
文件頁數(shù): 24/27頁
文件大?。?/td> 3865K
代理商: 5962-8967402XX
6
Maxim Integrated
MAX5713/MAX5714/MAX5715
Ultra-Small, Quad-Channel, 8-/10-/12-Bit Buffered
Output DACs with Internal Reference and SPI Interface
ELECTRICAL CHARACTERISTICS (continued)
(VDD = 2.7V to 5.5V, VDDIO = 1.8V to 5.5V, VGND = 0V, CL = 200pF, RL = 2kI, TA = -40NC to +125NC, unless otherwise noted. Typical
values are at TA = +25NC.) (Note 3)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Input Low Voltage (Note 11)
VIL
2.2V < VDDIO < 5.5V
0.3 x
VDDIO
V
1.8V < VDDIO < 2.2V
0.2 x
VDDIO
Input Leakage Current
IIN
VIN = 0V or VDDIO (Note 11)
Q
0.1
Q
1
F
A
Input Capacitance (Note 10)
CIN
3
pF
DIGITAL OUTPUT (RDY)
Output High Voltage
VOH
VDDIO > 2.5V, ISOURCE = 3mA
VDDIO
- 0.2
V
VDDIO > 1.8V, ISOURCE = 2mA
VDDIO
- 0.2
V
Output Low Voltage
VOL
VDDIO > 2.5V, ISINK = 3mA
0.2
V
VDDIO > 1.8V, ISINK = 2mA
0.2
V
Output Short-Circuit Current
IOSS
ISINK, ISOURCE
±100
mA
SPI TIMING CHARACTERISTICS (CSB, SCLK, DIN, RDY
)
SCLK Frequency
fSCLK
2.7V < VDDIO < 5.5V, standalone,
daisy chain (Note 12)
0
50
MHz
0
20
1.8V < VDDIO < 2.7V, standalone,
daisy chain (Note 12)
0
33
0
20
SCLK Period
tSCLK
2.7V < VDDIO < 5.5V
20
ns
1.8V < VDDIO < 2.7V
30
SCLK Pulse Width High
tCH
8
ns
SCLK Pulse Width Low
tCL
8
ns
CSB Fall to SCLK Fall Setup Time
tCSS0
To first SCLK falling edge
8
ns
CSB Fall to SCLK Fall Hold Time
tCSH0
Applies to inactive SCLK falling edge
preceding the first SCLK falling edge
0
ns
CSB Rise to SCLK Fall Hold Time
tCSH1
Applies to the 24th SCLK falling edge
0
ns
CSB Rise to SCLK Fall
tCSA
Applies to the 24th SCLK falling edge,
aborted sequence
12
ns
SCLK Fall to CSB Fall
tCSF
Applies to 24th SCLK falling edge
100
ns
CSB Pulse Width High
tCSPW
20
ns
DIN to SCLK Fall Setup Time
tDS
5
ns
DIN to SCLK Fall Hold Time
tDH
4.5
ns
CLR Pulse Width Low
tCLPW
20
ns
CLR Rise to CSB Fall
tCSC
Required for command to be executed
20
ns
LDAC Pulse Width Low
tLDPW
20
ns
LDAC Fall to SCLK Fall Hold
tLDH
A
pplies to 24th SCLK falling edge,
20
ns
相關(guān)PDF資料
PDF描述
5962-8967601QX 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, CDIP40
5962-8967601QX 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, CDIP40
5962-8967601XX 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, CQCC44
5962-8967602QX 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, CDIP40
5962-8967602XX 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, CQCC44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962-8967701CA 制造商:Linear Technology 功能描述:AMPLIFIER-OP AMP 制造商:Texas Instruments 功能描述:OP Amp Quad GP ±22V/44V 14-Pin CDIP Tube 制造商:Texas Instruments 功能描述:OP AMP QUAD GP 22V/44V 14CDIP - Rail/Tube 制造商:Texas Instruments 功能描述:LT1014AMJB QUAD PREC OP AMP
5962-8967702CA 制造商:Texas Instruments 功能描述:OP Amp Quad GP ±22V/44V 14-Pin CDIP Tube 制造商:Texas Instruments 功能描述:OP AMP QUAD GP 22V/44V 14CDIP - Rail/Tube
5962-8967801XA 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
5962-8967802XA 制造商:Rochester Electronics LLC 功能描述:8-BIT QUAD MULT DAC IC - Bulk 制造商:Analog Devices 功能描述:
5962-8967901XC 制造商:SEI 功能描述: