- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67328 > 5962-8967602QX (CIRRUS LOGIC INC) 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, CDIP40 PDF資料下載
參數(shù)資料
| 型號： | 5962-8967602QX |
| 廠商： | CIRRUS LOGIC INC |
| 元件分類： | ADC |
| 英文描述： | 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, CDIP40 |
| 封裝： | CERAMIC, DIP-40 |
| 文件頁數(shù)： | 4/50頁 |
| 文件大?。?/td> | 520K |
| 代理商： | 5962-8967602QX |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
during conversion much like a hold capacitor in a
sample/hold amplifier.
The conversion consists of manipulating the free
plates of the capacitor array to VREF and AGND
to form a capacitive divider. Since the charge at
the floating node remains fixed, the voltage at
that point depends on the proportion of capaci-
tance ti ed to VREF versus AGND. Th e
successive-approximation algorithm is used to
find the proportion of capacitance, termed D in
Figure 2b, which when connected to the refer-
ence will drive the voltage at the floating node
(Vfn) to zero. That binary fraction of capacitance
represents the converter’s digital output.
This charge redistribution architecture easily sup-
ports bipolar input ranges. If half the capacitor
array (the MSB capacitor) is tied to VREF rather
than AIN in the track mode, the input range is
doubled and is offset half-scale. The magnitude
of the reference voltage thus defines both positive
and negative full-scale (-VREF to +VREF), and
the digital code is an offset binary representation
of the input.
Calibration
The ability of the CS5012A/14/16 to convert ac-
curately clearly depends on the accuracy of their
comparator and DAC. The CS5012A/14/16 util-
ize an "auto-zeroing" scheme to null errors
introduced by the comparator. All offsets are
stored on the capacitor array while in the track
mode and are effectively subtracted from the in-
put signal when a conversion is initiated.
Auto-zeroing enhances power supply rejection at
frequencies well below the conversion rate.
To achieve complete accuracy from the DAC, the
CS5012A/14/16 use a novel self-calibration
scheme. Each bit capacitor, shown in Figure 1,
actually consists of several capacitors which can
be manipulated to adjust the overall bit weight.
An on-chip microcontroller adjusts the subarrays
to precisely ratio the bits. Each bit is adjusted to
just balance the sum of all less significant bits
plus one dummy LSB (for example, 16C = 8C +
4C + 2C + C + C). Calibration resolution for the
array is a small fraction of an LSB resulting in
nearly ideal differential and integral linearity.
DIGITAL CIRCUIT CONNECTIONS
The CS5012A/14/16 can be applied in a wide va-
riety of master clock, sampling, and calibration
conditions which directly affect the devices’ con-
version time and throughput. The devices also
feature on-chip 3-state output buffers and a com-
plete interface for connecting to 8-bit and 16-bit
digital systems. Output data is also available in
serial format.
Master Clock
The CS5012A/14/16 operate from a master clock
(CLKIN) which can be externally supplied or in-
ternally generated. The internal oscillator is
activated by externally tying the CLKIN input
low. Alternatively, the CS5012A/14/16 can be
synchronized to the external system by driving
the CLKIN pin with a TTL or CMOS clock sig-
nal.
CLKIN
Master Clock
(Optional)
HOLD
EOT
CS5012A/14/16
Figure 3b. Synchronous Sampling
CLKIN
Master Clock
(Optional)
HOLD
Sampling
Clock
CS5012A/14/16
Figure 3a. Asynchronous Sampling
CS5012A, CS5014, CS5016
12
DS14F6
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962-8967602XX | 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, CQCC44 |
| 5962-8967402QX | 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, CDIP40 |
| 5962-8967901XX | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, CQCC44 |
| 5962-8967402XX | 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, CQCC44 |
| 5962-8967401QX | 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, CDIP40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962-8967701CA | 制造商:Linear Technology 功能描述:AMPLIFIER-OP AMP 制造商:Texas Instruments 功能描述:OP Amp Quad GP ±22V/44V 14-Pin CDIP Tube 制造商:Texas Instruments 功能描述:OP AMP QUAD GP 22V/44V 14CDIP - Rail/Tube 制造商:Texas Instruments 功能描述:LT1014AMJB QUAD PREC OP AMP |
| 5962-8967702CA | 制造商:Texas Instruments 功能描述:OP Amp Quad GP ±22V/44V 14-Pin CDIP Tube 制造商:Texas Instruments 功能描述:OP AMP QUAD GP 22V/44V 14CDIP - Rail/Tube |
| 5962-8967801XA | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| 5962-8967802XA | 制造商:Rochester Electronics LLC 功能描述:8-BIT QUAD MULT DAC IC - Bulk 制造商:Analog Devices 功能描述: |
| 5962-8967901XC | 制造商:SEI 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。