5
ATW2815D
TABLE II - Electrical Performance Characteristics (continued)
Test
Symbol
Conditions
-55
°C ≤ T
C
≤ +125°C
VIN = 28VDC ±5%, CL = 0 UNLESS
OTHERWISE SPECIFIED
Group A
Subgroups
Device
Type
Limits
Unit
Min
Max
Output response to step
transient load changes
7/ 9/ 10/
VOTLOAD
50% load to/from 100% load
4, 5, 6
All
-300
+300
mV pk
No load to 100% load
4, 5, 6
All
-800
mV pk
100% load to no load
4, 5, 6
All
+800
Recovery time, step
transient load changes
1/ 7/
TTLOAD
50% load to/from 100% load
4, 5, 6
All
25
us
No load to 50% load
4, 5, 6
All
500
us
50% load to no load
4, 5, 6
All
7
ms
Output response to
transient step line changes
5/ 12/
VOTLINE
Input step from 18 to 40VDC
4, 5, 6
All
+180
mV pk
Input step from 40 to 18VDC
4, 5, 6
All
-600
mV pk
Recovery time transient
step line changes 1/ 5/ 12/
TTLINE
Input step from 18 to 40VDC
4, 5, 6
All
400
us
Input step from 40 to 18VDC
4, 5, 6
All
400
us
Turn-on overshoot
VTONOS
IOUT = 0, 2000mA
4, 5, 6
All
750
mV pk
Turn-on delay 2/
TOND
IOUT = 0, 2000mA
4, 5, 6
All
12
ms
Load fault recovery 12/
TrLF
VIN = 18 to 40 VDC
4, 5, 6
All
12
Weight
Flange
75
grams
Notes:
1/
Recovery time is measured from the initiation of the transient to where VOUT has returned to within ±1% of VOUT at 50% load.
2/
Turn-on delay time measurement is for either a step application of power at the input or the removal of a ground signal from the inhibit pin (pin 8) while
power is applied to the input.
3/
An overload is that condition with a load in excess of the rated load but less than that necessary to trigger the short circuit protection and is the condition
of maximum power dissipation.
4/
Above +125
°C case, derate output power linearly to 0 at +135°C case.
5/
Input step transition time between 2 and 10 microseconds.
6/
Capacitive load may be any value from 0 to the maximum limit without compromising DC performance. A capacitive load in excess of the maximum
limit will not disturb loop stability but will interfere with the operation of the load fault detection circuitry, appearing as a short circuit during turn on.
7/
Load step transition time between 2 and 10 microseconds.
8/
Bandwidth guaranteed by design. Tested for 20 KHz.
9/
Load current split equally between +VOUT and -VOUT.
10/ When operating with unbalanced loads, at least 25% of the load must be on the positive output to maintain regulation.
11/ Parameter guaranteed by line and load regulation tests.
12/ Parameter shall be tested as part of design characterization and after design or process changes. Thereafter parameters shall be guaranteed to the limits
specified in Table II.
13/ Up to 90% of full power is available from either output provided the total output does not exceed 30 watts.