- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67343 > 5962-9957001QRA (TEXAS INSTRUMENTS INC) 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP20 PDF資料下載
參數(shù)資料
| 型號： | 5962-9957001QRA |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP20 |
| 封裝： | CERDIP-20 |
| 文件頁數(shù)： | 10/47頁 |
| 文件大?。?/td> | 764K |
| 代理商： | 5962-9957001QRA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
TLV2544, TLV2548
2.7 V TO 5.5 V, 12-BIT, 200 KSPS, 4/8 CHANNEL, LOW POWER,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO POWER DOWN
SLAS198A –FEBRUARY 1999– REVISED AUGUST 1999
18
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
FIFO operation
76543210
ADC
12-BIT
×8
FIFO
OD
Serial
FIFO Full
FIFO 3/4 Full
FIFO 1/2 Full
FIFO 1/4 Full
FIFO Threshold Pointer
Figure 15. TLV2544/TLV2548 FIFO
The device has an 8 layer FIFO that can be programmed for different thresholds. An interrupt is sent to the host
after the preprogrammed threshold is reached. The FIFO can be used to store data from either a fixed channel
or a series of channels based on a preprogrammed sweep sequence. For example, an application may require
eight measurements from channel 3. In this case, the FIFO is filled with 8 data sequentially taken from channel
3. Another application may require data from channel 0, channel 2, channel 4, and channel 6 in an orderly
manner. Therefore, the threshold is set for 1/2 and the sweep sequence 0–2–4–6–0–2–4–6 is chosen. An
interrupt is sent to the host as soon as all four data are in the FIFO.
SCLK and conversion speed
There are multiple ways to adjust the conversion speed.
D The SCLK can be used as the source of the conversion clock.
The onboard OSC is approximately 4 MHz and 13 conversion clocks are required to complete a conversion.
This leads to a 3
s conversion time plus 0.5 s overhead. The devices can operate with an SCLK up to 20
MHz for the supply voltage range specified. When a more accurate conversion time is desired, the SCLK
can be used as the source of the conversion clock. The clock divider provides speed options appropriate for
an application where a high speed SCLK is used for faster I/O. The total conversion time is 13
× (DIV/fSCLK)
where DIV is 1, 2, or 4. For example a 20 MHz SCLK with the divide by 4 option produces a {13
× (4/20 M) +
0.5
s} = 3.1 s conversion time. When an external serial clock (SCLK) is used as the source of the
conversion clock, the maximum equivalent conversion clock (fSCLK/DIV) should not exceed 6 MHz.
D Auto power down can be used. This mode is always on. If the device is not accessed (by CS or CSTART),
the converter is powered down to save power. The built-in reference is left on in order to quickly resume
operation within one half SCLK period. This provides unlimited choices to trade speed with power savings.
reference voltage
The device has a built-in reference with a programmable level of 2 V or 4 V. If the internal reference is used,
REFP is set to 2 V or 4 V and REFM is set to 0 V. An external reference can also be used through two reference
input pins, REFP and REFM, if the reference source is programmed as external. The voltage levels applied to
these pins establish the upper and lower limits of the analog inputs to produce a full-scale and zero-scale
reading respectively. The values of REFP, REFM, and the analog input should not exceed the positive supply
or be lower than GND consistent with the specified absolute maximum ratings. The digital output is at full scale
when the input signal is equal to or higher than REFP and at zero when the input signal is equal to or lower than
REFM.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV2548MJ | 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP20 |
| 5962-9957601Q2A | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, CQCC20 |
| 5962-9957601QPA | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, CDIP8 |
| TLV5638CDR | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| TLV5638CD | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962-9957601Q2A | 制造商:Texas Instruments 功能描述:5962-9957601Q2A - Rail/Tube |
| 5962-9957601QPA | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 12B1 or 3.5 us DAC Serial InpDual DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| 5962-9957701NXD | 制造商:Texas Instruments 功能描述:THS1206MDAB, ADC, 12BITSERIAL, 6MSPS - Rail/Tube |
| 5962-9958101QXC | 功能描述:LVDS 接口集成電路 RoHS:否 制造商:Texas Instruments 激勵器數(shù)量:4 接收機數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel |
| 5962-9958301Q2A | 制造商:Texas Instruments 功能描述:DC DC Cntrlr Single-OUT PWM DC to DC Controller 3.6V to 40V Input 20-Pin LCCC Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。