- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄222673 > 5962F9671201VXC (INTERSIL CORP) Radiation Hardened Hex Inverter PDF資料下載
參數(shù)資料
| 型號： | 5962F9671201VXC |
| 廠商： | INTERSIL CORP |
| 元件分類： | 門電路 |
| 英文描述： | Radiation Hardened Hex Inverter |
| 中文描述： | ACT SERIES, HEX 1-INPUT INVERT GATE, CDFP14 |
| 封裝： | CERAMIC, DFP-14 |
| 文件頁數(shù)： | 4/23頁 |
| 文件大?。?/td> | 187K |
| 代理商： | 5962F9671201VXC |
STANDARD
MICROCIRCUIT DRAWING
SIZE
A
5962-96712
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
REVISION LEVEL
D
SHEET
12
DSCC FORM 2234
APR 97
4. VERIFICATION
4.1 Sampling and inspection. For device classes Q and V, sampling and inspection procedures shall be in accordance with
MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan
shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in
accordance with MIL-PRF-38535, appendix A.
4.2 Screening. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted
on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in
accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
4.2.1 Additional criteria for device class M.
a.
Burn-in test, method 1015 of MIL-STD-883.
(1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision
level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall
specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in
method 1015.
(2) TA = +125°C, minimum.
b.
Interim and final electrical test parameters shall be as specified in table IIA herein.
4.2.2 Additional criteria for device classes Q and V.
a.
The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the
device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under
document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with
MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall
specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in
method 1015 of MIL-STD-883.
b.
Interim and final electrical test parameters shall be as specified in table IIA herein.
c.
Additional screening for device class V beyond the requirements of device class Q shall be as specified in
MIL-PRF-38535, appendix B.
4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in
accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups
A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
4.4 Conformance inspection. Technology conformance inspection for classes Q and V shall be in accordance with
MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for
device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed
for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections
(see 4.4.1 through 4.4.4).
4.4.1 Group A inspection.
a.
Tests shall be as specified in table IIA herein.
b.
For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes Q and V,
subgroups 7 and 8 shall include verifying the functionality of the device.
c.
Subgroup 4 (CIN, COUT, and CPD measurements) shall be measured only for the initial qualification and after process or
design changes which may affect capacitance. CIN and COUT shall be measured between the designated terminal and
GND at a frequency of 1 MHz. For CIN, COUT and CPD the tests shall be sufficient to validate the limits defined in
table IA herein.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962F9671301VCC | Radiation Hardened Dual D Flip Flop with Set and Reset |
| 5962F9671301VXC | Radiation Hardened Dual D Flip Flop with Set and Reset |
| 5962F9671401VXC | Radiation Hardened Dual J-K Flip-Flop |
| 5962F9764101VXC | Radiation Hardened Ultra High Frequency NPN Transistor Array |
| 5962F9961701QSC | Radiation Hardened Full Bridge N-Channel FET Driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962F9671802VXC | 制造商:INTRSL 功能描述: |
| 5962F9674202VXC | 制造商:Intersil Corporation 功能描述: |
| 5962F9679901VXC | 制造商:undefined 功能描述: |
| 5962F9861301VCC | 制造商:Intersil Corporation 功能描述: |
| 5962F9861301VHA | 制造商:Intersil Corporation 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。