參數(shù)資料
型號: 62371AB
廠商: Intel Corp.
英文描述: multi-function PCI device(多功能PCI設備)
中文描述: 多功能PCI設備(多功能的PCI設備)
文件頁數(shù): 13/284頁
文件大?。?/td> 1042K
代理商: 62371AB
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁
E
PIIX4 can be configured for a full ISA bus or a subset of the ISA bus called the Extended IO (EIO) bus. The use
of the EIO bus allows unused signals to be configured as general purpose inputs and outputs.
PIIX4 can directly
drive up to five ISA slots without external data or address buffering.
It also provides byte-swap logic, I/O
recovery support, wait-state generation, and SYSCLK generation.
X-Bus chip selects are provided for Keyboard
Controller, BIOS, Real Time Clock, a second microcontroller,
as well as two programmable chip selects.
82371AB (PIIX4)
13
4/9/97 2:23 PM PIIX4aDS
INTEL CONFIDENTIAL
(until publication date)
PRELIMINARY
PIIX4 can be configured as either a subtractive decode PCI to ISA bridge or as a positive decode bridge.
This
gives a system designer the option of placing another subtractive decode bridge in the system (e.g., an Intel
380FB Dock Set).
IDE Interface (Bus Master capability and synchronous DMA Mode)
The fast IDE interface supports up to four IDE devices providing an interface for IDE hard disks and CD ROMs.
Each IDE device can have independent timings.
The IDE interface supports PIO IDE transfers up to 14
Mbytes/sec and Bus Master IDE transfers up to 33 Mbytes/sec. It does not consume any ISA DMA resources.
The IDE interface integrates 16x32-bit buffers for optimal transfers.
PIIX4’s IDE system contains two independent IDE signal channels.
They can be electrically isolated
independently, allowing for the implementation of a “glueless” Swap Bay. They can be configured to the standard
primary and secondary channels (four devices) or primary drive 0 and primary drive 1 channels (two devices).
This allows flexibility in system design and device power management.
Compatibility Modules (DMA Controller, Timer/Counters, Interrupt Controller)
The DMA controller incorporates the logic of two 82C37 DMA controllers, with seven independently
programmable channels.
Channels [0:3] are hardwired to 8-bit, count-by-byte transfers, and channels [5:7] are
hardwired to 16-bit, count-by-word transfers.
Any two of the seven DMA channels can be programmed to
support fast Type-F transfers.
The DMA controller also generates the ISA refresh cycles.
The DMA controller supports two separate methods for handling legacy DMA via the PCI bus.
The PC/PCI
protocol allows PCI-based peripherals to initiate DMA cycles by encoding requests and grants via three PC/PCI
REQ#/GNT# pairs.
The second method, Distributed DMA, allows reads and writes to 82C37 registers to be
distributed to other PCI devices.
The two methods can be enabled concurrently.
The serial interrupt scheme
typically associated with Distributed DMA is also supported.
The timer/counter block contains three counters that are equivalent in function to those found in one 82C54
programmable interval timer.
These three counters are combined to provide the system timer function, refresh
request, and speaker tone.
The 14.31818-MHz oscillator input provides the clock source for these three
counters.
PIIX4 provides an ISA-Compatible interrupt controller that incorporates the functionality of two 82C59 interrupt
controllers.
The two interrupt controllers are cascaded so that 14 external and two internal interrupts are
possible.
In addition, PIIX4 supports a serial interrupt scheme.
PIIX4 provides full support for the use of an
external IO APIC.
All of the registers in these modules can be read and restored.
This is required to save and restore system state
after power has been removed and restored to the circuit.
Enhanced Universal Serial Bus (USB) Controller
The PIIX4 USB controller provides enhanced support for the Universal Host Controller Interface (UHCI).
This
includes support that allows legacy software to use a USB-based keyboard and mouse.
相關PDF資料
PDF描述
6259 CONNECTOR ACCESSORY
6273 8-BIT LATCHED DMOS POWER DRIVER
6275 8-BIT SERIAL-INPUT, CONSTANTCURRENT LATCHED LED DRIVER
6276 16-BIT SERIAL-INPUT, CONSTANTCURRENT LATCHED LED DRIVER
6277 8-BIT SERIAL-INPUT, CONSTANTCURRENT LATCHED LED DRIVER
相關代理商/技術參數(shù)
參數(shù)描述
6237201015 制造商:Varta 功能描述:2/3 A Series Lithium 3 V 1350 mAh With Sleeve and Wire Cylindrical Battery
6237201301 制造商:Varta 功能描述:BATTERY LITHIUM 2/3AA PCB 3V 制造商:Varta 功能描述:BATTERY, LITHIUM, 2/3AA, PCB, 3V 制造商:Varta 功能描述:2/3 AA Lithium 3 V 1350 mAh PCB Cylindrical Battery
62372091322 制造商:3M Electronic Products Division 功能描述:HOT MELT ADHESIVELM Q 5/8"X8" 制造商:3M Electronic Products Division 功能描述:SCOTCH-WELD HOT MELT/LOW MELT 5KG 3762M
62372093302 制造商:3M Electronic Products Division 功能描述:HOT MELT ADHESIVE
62372098301 制造商:3M Electronic Products Division 功能描述:HOT MELT ADHESIVE