- 您現在的位置：買賣IC網 > PDF目錄366252 > 6812 (Allegro MicroSystems, Inc.) DABiC-IV, 20-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER PDF資料下載
參數資料
| 型號： | 6812 |
| 廠商： | Allegro MicroSystems, Inc. |
| 英文描述： | DABiC-IV, 20-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER |
| 中文描述： | 達比奇第四，20位串行輸入，鎖存源驅動 |
| 文件頁數： | 5/10頁 |
| 文件大?。?/td> | 178K |
| 代理商： | 6812 |
6812
20-BIT SERIAL-INPUT,
LATCHED SOURCE DRIVER
www.allegromicro.com
TIMING REQUIREMENTS and SPECIFICATIONS
(Logic Levels are V
DD
and Ground)
Serial Data present at the input is transferred to the shift
register on the logic “0” to logic “1” transition of the CLOCK
input pulse. On succeeding CLOCK pulses, the registers shift
data information towards the SERIAL DATA OUTPUT. The
SERIAL DATA must appear at the input prior to the rising edge
of the CLOCK input waveform.
Information present at any register is transferred to the
respective latch when the STROBE is high (serial-to-parallel
conversion). The latches will continue to accept new data as
long as the STROBE is held high. Applications where the
latches are bypassed (STROBE tied high) will require that the
BLANKING input be high during serial data entry.
When the BLANKING input is high, the output source
drivers are disabled (OFF); the pnp active pull-down sink
drivers are ON. The information stored in the latches is not
affected by the BLANKING input. With the BLANKING input
low, the outputs are controlled by the state of their respective
latches.
CLOCK
SERIAL
DATA IN
STROBE
BLANKING
OUT
N
Dwg. WP-029
50%
SERIAL
DATA OUT
DATA
DATA
10%
90%
50%
50%
50%
C
A
B
D
E
LOW = ALL OUTPUTS ENABLED
p(STH-QL)
t
p(CH-SQX)
t
DATA
p(STH-QH)
t
BLANKING
OUT
N
Dwg. WP-030
DATA
10%
50%
en(BQ)
t
dis(BQ)
t
HIGH = ALL OUTPUTS BLANKED (DISABLED)
90%
r
t
f
t
A.
Data Active Time Before Clock Pulse
(Data Set-Up Time), t
su(D)
......................................
25 ns
B.
Data Active Time After Clock Pulse
(Data Hold Time), t
h(D)
............................................
25 ns
C.
Clock Pulse Width, t
w(CH)
............................................
50 ns
D.
Time Between Clock Activation and Strobe, t
su(C)
....
100 ns
E.
Strobe Pulse Width, t
w(STH)
..........................................
50 ns
NOTE
–
Timing is representative of a 10 MHz clock. Higher
speeds may be attainable with increased supply voltage;
operation at high temperatures will reduce the specified
maximum clock frequency.
相關PDF資料 |
PDF描述 |
|---|---|
| 6817 | ADDRESSABLE 28-LINE DECODER/DRIVER |
| 6818 | DABiC-IV, 32-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER |
| 681KD25NX | 130 to 1000 Volts Varistor 155 to 1100 Joule |
| 682-2 | RECTIFIERS ASSEMBLIES |
| 682-3 | RECTIFIERS ASSEMBLIES |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 68-12 | 功能描述:XFRMR PWR 115V 68VCT 12A RoHS:是 類別:變壓器 >> 功率 系列:- 標準包裝:1 系列:260 類型:標準 最大功率:65 VA 主線圈:雙 副線圈:三路，中心抽頭 在某電流時的串聯輸出電壓:500 VAC @ 85mA，5 VAC @ 2A，6.3 VAC @ 2A 在某電流時的并聯輸出電壓:- 安裝類型:底座安裝 尺寸/尺寸:102.36mm L x 67.31mm W 高度 - 座高（最大）:66.80mm 端接類型:導線引線 |
| 681-2 | 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:RECTIFIERS ASSEMBLIES |
| 68120 | 功能描述:GLOVE ESD INSPECTION SMALL RoHS:是 類別:靜電控制，ESD，無塵室產品 >> 衣物 系列:- 標準包裝:1 系列:Statshield® 服裝類型:外套，帶袖套 尺寸:6XLarge 材質:聚酯 顏色:青色 特點:胯部帶 4mm 卡釘，袖口帶導電織物 |
| 68120-006LF | 功能描述:集管和線殼 68120-006-QKE DIL PCB RoHS:否 產品種類:1.0MM Rectangular Connectors 產品類型:Headers - Pin Strip 系列:DF50 觸點類型:Pin (Male) 節(jié)距:1 mm 位置/觸點數量:16 排數:1 安裝風格:SMD/SMT 安裝角:Right 端接類型:Solder 外殼材料:Liquid Crystal Polymer (LCP) 觸點材料:Brass 觸點電鍍:Gold 制造商:Hirose Connector |
| 68120-008 | 制造商:FCI 功能描述:QKE IDC PCB CON 2X4 .100 |
發(fā)布緊急采購，3分鐘左右您將得到回復。