- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄298521 > 72V01L25J8 (INTEGRATED DEVICE TECHNOLOGY INC) 512 X 9 OTHER FIFO, 25 ns, PQCC32 PDF資料下載
參數(shù)資料
| 型號(hào)： | 72V01L25J8 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | FIFO |
| 英文描述： | 512 X 9 OTHER FIFO, 25 ns, PQCC32 |
| 封裝： | PLASTIC, LCC-32 |
| 文件頁(yè)數(shù)： | 2/12頁(yè) |
| 文件大?。?/td> | 142K |
| 代理商： | 72V01L25J8 |
10
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V01/72V02/72V03/72V04/72V05/72V06 3.3V ASYNCHRONOUS FIFO
512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9, 8,192 x 9 and 16,384 x 9
Figure 15. Compound FIFO Expansion
R, W, RS
Q9-Q17
3033 drw 17
IDT
72V01/72V02/72V03/
72V04/72V05/72V06
DEPTH
EXPANSION
BLOCK
Q0-Q8
D9-D17
D0-D8
D0-DN
Q(N-8)-QN
D(N-8)-DN
IDT
72V01/72V02/72V03/
72V04/72V05/72V06
DEPTH
EXPANSION
BLOCK
IDT
72V01/72V02/72V03/
72V04/72V05/72V06
DEPTH
EXPANSION
BLOCK
TABLE 2 — RESET AND FIRST LOAD TRUTH TABLE
Depth Expansion/Compound Expansion Mode
Inputs
Internal Status
Outputs
Mode
RS
FL
XI
Read Pointer
Write Pointer
EF
FF
Reset First Device
0
(1)
LocationZero
0
1
Reset All Other Devices
0
1
(1)
LocationZero
0
1
Read/Write
1
X
(1)
X
NOTE:
1.
XI is connected to XO of previous device. See Figure 14. RS = Reset Input, FL/RT = First Load/Retransmit, EF = Empty Flag Output, FF = Full Flag Output,
XI = Expansion Input, HF = Half-Full Flag Output
Figure 14. Block Diagram of 1,536 x 9, 3,072 x 9, 6,144 x 9, 12,288 x 9, 24,576 x 9 and 49,152 x 9 FIFO Memory (Depth Expansion)
D
W
IDT
72V01
72V02
72V03
72V04
72V05
72V06
FF
EF
FL
XO
RS
FULL
EMPTY
VCC
R
9
XI
9
Q
FF
EF
FL
XO
XI
FF
EF
FL
XO
XI
IDT
72V01
72V02
72V03
72V04
72V05
72V06
IDT
72V01
72V02
72V03
72V04
72V05
72V06
NOTES:
1. For depth expansion block see section on Depth Expansion and Figure 14.
2. For Flag detection see section on Width Expansion and Figure 13.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 72V293L6PFG | 64K X 18 OTHER FIFO, 4 ns, PQFP80 |
| 72V233L6BCG | 1K X 18 OTHER FIFO, 4 ns, PBGA100 |
| 72V3613L20PQF | 64 X 36 OTHER FIFO, 12 ns, PQFP132 |
| 72V3660L6PFG8 | 4K X 36 OTHER FIFO, 4 ns, PQFP128 |
| 7305-0-15-01-47-01-10-0 | BERYLLIUM COPPER, TIN LEAD (300) OVER NICKEL FINISH, PCB TERMINAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 72V01L25JG | 制造商:Integrated Device Technology Inc 功能描述:FIFO ASYNC DUAL DEPTH/WIDTH UNI-DIR 512X9 32PLCC - Rail/Tube |
| 72V01L25JGI | 制造商:Integrated Device Technology Inc 功能描述:FIFO ASYNC DUAL DEPTH/WIDTH UNI-DIR 512X9 32PLCC - Rail/Tube |
| 72V01L25JGI8 | 制造商:Integrated Device Technology Inc 功能描述:FIFO - Tape and Reel |
| 72V01L25JI | 功能描述:先進(jìn)先出 512x9 3.3V ASYNC 先進(jìn)先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲(chǔ)容量:4 Mbit 定時(shí)類型:Synchronous 組織:256 K x 18 最大時(shí)鐘頻率:100 MHz 訪問時(shí)間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
| 72V01L25JI8 | 制造商:Integrated Device Technology Inc 功能描述:FIFO Mem Async Dual Depth/Width Uni-Dir 512 x 9 32-Pin PLCC T/R 制造商:Integrated Device Technology Inc 功能描述:512x9 3.3V ASYNC FIFO |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。