參數(shù)資料
型號(hào)： 72V01L25J8
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類： FIFO
英文描述： 512 X 9 OTHER FIFO, 25 ns, PQCC32
封裝： PLASTIC, LCC-32
文件頁(yè)數(shù)： 6/12頁(yè)
文件大?。?/td> 142K
代理商： 72V01L25J8
3
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V01/72V02/72V03/72V04/72V05/72V06 3.3V ASYNCHRONOUS FIFO
512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9, 8,192 x 9 and 16,384 x 9
AC ELECTRICAL CHARACTERISTICS(1)
(Commercial: VCC = 3.3V ± 0.3V, TA = 0
°C to +70°C; Industrial: VCC = 3.3V ± 0.3V, TA = –40°C to +85°C)
Commercial
Com'l and Ind'l(2)
Commercial
IDT72V01L15
IDT72V01L25
IDT72V01L35
IDT72V02L15
IDT72V02L25
IDT72V02L35
IDT72V03L15
IDT72V03L25
IDT72V03L35
IDT72V04L15
IDT72V04L25
IDT72V04L35
IDT72V05L15
IDT72V05L25
IDT72V05L35
IDT72V06L15
IDT72V06L25
IDT72V06L35
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
Unit
fS
ShiftFrequency
—
40
—
28.5
—
22.2
MHz
tRC
Read Cycle Time
25
—
35
—
45
—
ns
tA
AccessTime
—
15
—
25
—
35
ns
tRR
ReadRecoveryTime
10
—
10
—
10
—
ns
tRPW
ReadPulseWidth(3)
15
—
25
—
35
—
ns
tRLZ
Read Pulse Low to Data Bus at Low Z(4)
3—
3
—
ns
tWLZ
Write Pulse High to Data Bus at Low Z(4,5)
5—
5
—
ns
tDV
Data Valid from Read Pulse High
5
—
5
—
5
—
ns
tRHZ
Read Pulse High to Data Bus at High Z(4)
—15
—
18
—
20
ns
tWC
Write Cycle Time
25
—
35
—
45
—
ns
tWPW
WritePulseWidth(3)
15
—
25
—
35
—
ns
tWR
WriteRecoveryTime
10
—
10
—
10
—
ns
tDS
DataSetupTime
11
—
15
—
18
—
ns
tDH
DataHoldTime
0
—
0
—
0
—
ns
tRSC
Reset Cycle Time
25
—
35
—
45
—
ns
tRS
ResetPulseWidth(3)
15
—
25
—
35
—
ns
tRSS
ResetSetupTime(4)
15
—
25
—
35
—
ns
tRSR
ResetRecoveryTime
10
—
10
—
10
—
ns
tRTC
RetransmitCycleTime
25
—
35
—
45
—
ns
tRT
RetransmitPulseWidth(3)
15
—
25
—
35
—
ns
tRTS
RetransmitSetupTime(4)
15
—
25
—
35
—
ns
tRTR
RetransmitRecoveryTime
10
—
10
—
10
—
ns
tEFL
Reset to Empty Flag Low
—
25
—
35
—
45
ns
tHFH,FFH
ResettoHalf-FullandFullFlagHigh
—
25
—
35
—
45
ns
tRTF
RetransmitLowtoFlagsValid
—
25
—
35
—
45
ns
tREF
Read Low to Empty Flag Low
—
15
—
25
—
30
ns
tRFF
Read High to Full Flag High
—
15
—
25
—
30
ns
tRPE
Read Pulse Width after
EFHigh
15
—
25
—
35
—
ns
tWEF
Write High to Empty Flag High
—
15
—
25
—
30
ns
tWFF
Write Low to Full Flag Low
—
15
—
25
—
30
ns
tWHF
Write Low to Half-Full Flag Low
—
25
—
35
—
45
ns
tRHF
Read High to Half-Full Flag High
—
25
—
35
—
45
ns
tWPF
WritePulseWidthafter
FFHigh
15
—
25
—
35
—
ns
tXOL
Read/Write to
XOLow
—
15
—
25
—
35
ns
tXOH
Read/Write to
XOHigh
—
15
—
25
—
35
ns
tXI
XIPulse Width(3)
15
—
25
—
35
—
ns
tXIR
XI Recovery Time
10
—
10
—
10
—
ns
tXIS
XISetupTime
10
—
10
—
10
—
ns
NOTES:
1. Timings referenced as in AC Test Conditions.
2. Industrial temperature range product for the 25ns speed grade is available as a standard device.
All other speed grades are available by special order.
3. Pulse widths less than minimum value are not allowed.
4. Values guaranteed by design, not currently tested.
5. Only applies to read data flow-through mode.
AC TEST CONDITIONS
Input Pulse Levels
GND to 3.0V
Input Rise/Fall Times
5ns
Input Timing Reference Levels
1.5V
OutputReferenceLevels
1.5V
OutputLoad
See Figure 1
Figure 1. Output Load
* Includes scope and jig capacitances.
or equivalent circuit
3033 drw 03
30pF*
330
3.3V
D.U.T.
510
相關(guān)PDF資料
PDF描述
72V293L6PFG 64K X 18 OTHER FIFO, 4 ns, PQFP80
72V233L6BCG 1K X 18 OTHER FIFO, 4 ns, PBGA100
72V3613L20PQF 64 X 36 OTHER FIFO, 12 ns, PQFP132
72V3660L6PFG8 4K X 36 OTHER FIFO, 4 ns, PQFP128
7305-0-15-01-47-01-10-0 BERYLLIUM COPPER, TIN LEAD (300) OVER NICKEL FINISH, PCB TERMINAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
72V01L25JG 制造商:Integrated Device Technology Inc 功能描述:FIFO ASYNC DUAL DEPTH/WIDTH UNI-DIR 512X9 32PLCC - Rail/Tube
72V01L25JGI 制造商:Integrated Device Technology Inc 功能描述:FIFO ASYNC DUAL DEPTH/WIDTH UNI-DIR 512X9 32PLCC - Rail/Tube
72V01L25JGI8 制造商:Integrated Device Technology Inc 功能描述:FIFO - Tape and Reel
72V01L25JI 功能描述:先進(jìn)先出 512x9 3.3V ASYNC 先進(jìn)先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲(chǔ)容量:4 Mbit 定時(shí)類型:Synchronous 組織:256 K x 18 最大時(shí)鐘頻率:100 MHz 訪問(wèn)時(shí)間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝:
72V01L25JI8 制造商:Integrated Device Technology Inc 功能描述:FIFO Mem Async Dual Depth/Width Uni-Dir 512 x 9 32-Pin PLCC T/R 制造商:Integrated Device Technology Inc 功能描述:512x9 3.3V ASYNC FIFO
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*