- 您現在的位置：買賣IC網 > PDF目錄384088 > 73K302L (TDK Corporation) Single-Chip Modem PDF資料下載
參數資料
| 型號： | 73K302L |
| 廠商： | TDK Corporation |
| 英文描述： | Single-Chip Modem |
| 中文描述： | 單芯片調制解調器 |
| 文件頁數： | 6/29頁 |
| 文件大?。?/td> | 282K |
| 代理商： | 73K302L |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
73K302L
Bell 212A, 103, 202
Single-Chip Modem
6
PIN DESCRIPTION
(continued)
DTE USER INTERFACE
NAME
PLCC/PIN
DIP NUMBER
TYPE
DESCRIPTION
EXCLK
19
I
External Clock. This signal is used only in synchronous DPSK
transmission when the external timing option has been selected. In
the external timing mode the rising edge of EXCLK is used to strobe
synchronous DPSK transmit data available on the TXD pin. Also used
for serial control interface.
RXCLK
23
O
Receive Clock. The falling edge of this clock output is coincident with
the transitions in the serial received DPSK data output. The rising
edge of RXCLK can be used to latch the valid output data. RXCLK
will be valid as long as a carrier is present. In Bell 202 mode a clock
which is 16 times 1200 or 16 times 150 baud data rate is output.
RXD
22
O/ Weak
Pull-up
Received Data Output. Serial receive data is available on this pin.
The data is always valid on the rising edge of RXCLK when in
synchronous mode. RXD will output constant marks if no carrier is
detected.
TXCLK
18
O
Transmit Clock.This signal is used only in synchronous DPSK
transmission to latch serial input data on the TXD pin. Data must be
provided so that valid data is available on the rising edge of the
TXCLK. The transmit clock is derived from different sources
depending upon the synchronization mode selection. In Internal Mode
the clock is 1200 Hz generated internally. In External Mode TXCLK is
phase locked to the EXCLK pin. In Slave Mode TXCLK is phase
locked to the RXCLK pin. TXCLK is always active. In Bell 202 mode
the output is a 16 times 1200 baud clock or 16 times 150 baud to
drive a UART.
TXD
21
I
Transmit Data Input. Serial data for transmission is applied on this
pin. In synchronous modes, the data must be valid on the rising edge
of the TXCLK clock. In asynchronous modes (1200 or 300 baud) no
clocking is necessary. DPSK must be 1200 bit/s +1%, -2.5% or
+2.3%, -2.5% in extended overspeed mode.
ANALOG INTERFACE AND OSCILLATOR
RXA
27
I
Received modulated analog signal input from the telephone line
interface.
TXA
16
O
Transmit analog output to the telephone line interface.
XTL1
XTL2
2
3
I
I
These pins are for the internal crystal oscillator requiring a 11.0592
MHz parallel mode crystal and two load capacitors to Ground. XTL2
can also be driven from an external clock.
相關PDF資料 |
PDF描述 |
|---|---|
| 73K302L-IH | Single-Chip Modem |
| 73K302L-IP | Single-Chip Modem |
| 74ALVCH2245 | Low Voltage Bidirectional Transceiver with Bushold and 26з Series Resistors in B Outputs |
| 74ALVCH2245MTC | 3-Line To 8-Line Decoders/Demultiplexers 16-SOIC -40 to 85 |
| 74ALVCH2245WM | 3-Line To 8-Line Decoders/Demultiplexers 16-SOIC -40 to 85 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 73K302L-IH | 制造商:TDK 制造商全稱:TDK Electronics 功能描述:Single-Chip Modem |
| 73K302L-IP | 制造商:TDK 制造商全稱:TDK Electronics 功能描述:Single-Chip Modem |
| 73K321L | 制造商:TDK 制造商全稱:TDK Electronics 功能描述:CCITT V.23, V.21 Single-Chip Modem |
| 73K321L-IH | 制造商:TDK 制造商全稱:TDK Electronics 功能描述:CCITT V.23, V.21 Single-Chip Modem |
| 73K321L-IP | 制造商:TDK 制造商全稱:TDK Electronics 功能描述:CCITT V.23, V.21 Single-Chip Modem |
發(fā)布緊急采購，3分鐘左右您將得到回復。