- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369276 > 73K324L-28IH (Electronic Theatre Controls, Inc.) COSSE PDF資料下載
參數(shù)資料
| 型號： | 73K324L-28IH |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | COSSE |
| 中文描述： | 國際電話電報諮詢委員會V.22bis，.22，.21，.23，貝爾212A章單芯片調制解調器 |
| 文件頁數(shù)： | 4/31頁 |
| 文件大?。?/td> | 183K |
| 代理商： | 73K324L-28IH |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
73K324L
CCITT V.22bis, V.22, V.21, V.23, Bell 212A
Single-Chip Modem
4
PIN DESCRIPTION
POWER
NAME
TYPE
DESCRIPTION
GND
VDD
I
I
System Ground.
Power supply input, 5V -5% +10%. Bypass with 0.22 μF and 22 μF capacitors to
GND.
An internally generated reference voltage. Bypass with 0.22 μF capacitor to GND.
VREF
O
ISET
I
Chip current reference. Sets bias current for op-amps. The chip current is set by
connecting this pin to VDD through a 2 M
resistor. Iset should be bypassed to
GND with a 0.22 μF capacitor.
PARALLEL MICROPROCESSOR INTERFACE
ALE
I
Address latch enable. The falling edge of ALE latches the address on AD0-AD2
and the chip select on
CS
.
AD0- AD7
I/O /
Tristate
I
Address/data bus. These bidirectional tri-state multi-plexed lines carry information
to and from the internal registers.
CS
Chip select. A low on this pin allows a read cycle or a write cycle to occur. AD0-
AD7 will not be driven and no registers will be written if
CS
(latched) is not active.
CS
is latched on the falling edge of ALE.
CLK
O
Output clock. This pin is selectable under processor control to be either the crystal
frequency (for use as a processor clock) or 16 x the data rate for use as a baud
rate clock in QAM/DPSK modes only. The pin defaults to the crystal frequency on
reset.
INT
O
Interrupt. This open drain weak pullup, output signal is used to inform the
processor that a detect flag has occurred. The processor must then read the detect
register to determine which detect triggered the interrupt.
INT
will stay active until
the processor reads the detect register or does a full reset.
RD
I
Read. A low requests a read of the 73K324L internal registers. Data cannot be
output unless both
RD
and the latched
CS
are active or low.
RESET
I
Reset. An active high signal on this pin will put the chip into an inactive state. All
control register bits (CR0, CR1, CR2, CR3, Tone) will be reset. The output of the
CLK pin will be set to the crystal frequency. An internal pull down resistor permits
power on reset using a capacitor to VDD.
WR
I
Write. A low on this informs the 73K324L that data is available on AD0-AD7 for
writing into an internal register. Data is latched on the rising edge of
WR
. No data
is written unless both
WR
and the latched
CS
are low.
NOTE:
DATA and AD0, AD1 and AD2 become the address only. See the serial time diagrams on page 23.
The Serial Control mode is provided by tying ALE high and
CS
low. In this configuration AD7 becomes
相關PDF資料 |
PDF描述 |
|---|---|
| 73K324L-IGT | CCITT V.22bis, V.22, V.21, V.23, Bell 212A Single-Chip Modem |
| 73K324L-IP | CCITT V.22bis, V.22, V.21, V.23, Bell 212A Single-Chip Modem |
| 73M2910L | Microcontroller |
| 73M2921 | Advanced Single Chip Modem |
| 73M2921-IG | Advanced Single Chip Modem |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 73K324L-28IH/F | 功能描述:電信集成電路 Modem Data Pump V.21-23 & V.22Bis RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray |
| 73K324L-28IHR/F | 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Single-Chip Modem |
| 73K324L-IGT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CCITT V.22bis, V.22, V.21, V.23, Bell 212A Single-Chip Modem |
| 73K324L-IHR/F | 功能描述:電信集成電路 K-Series Modem w/Integrated Hybrid RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray |
| 73K324L-IP | 制造商:SILICON SYSTEMS 功能描述: 制造商:TDK 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。