參數(shù)資料
型號(hào)： 73K324L-28IH
廠商： Electronic Theatre Controls, Inc.
英文描述： COSSE
中文描述： 國(guó)際電話電報(bào)諮詢委員會(huì)V.22bis，.22，.21，.23，貝爾212A章單芯片調(diào)制解調(diào)器
文件頁(yè)數(shù)： 5/31頁(yè)
文件大?。?/td> 183K
代理商： 73K324L-28IH
73K324L
CCITT V.22bis, V.22, V.21, V.23, Bell 212A
Single-Chip Modem
5
RS-232 INTERFACE
NAME
TYPE
DESCRIPTION
EXCLK
I
External Clock. This signal is used in synchronous transmission when the external
timing option has been selected. In the External Timing mode the rising edge of
EXCLK is used to strobe synchronous transmit data available on the TXD pin. Also
used for serial control interface.
RXCLK
O/Tristate
Receive Clock Tri-statable. The falling edge of this clock output is coincident with
the transitions in the serial received DPSK/QAM data output. The rising edge of
RXCLK can be used to latch the valid output data. RXCLK will be valid as long as
a carrier is present. In V.23 or V.21 mode a clock which is 16 x 1200/75 or 16 x
300 Hz data rate is output, respectively.
RXD
O/
Weak
Pull-up
O/Tristate
Received Data Output. Serial receive data is available on this pin. The data is
always valid on the rising edge of RXCLK when in Synchronous mode. RXD will
output constant marks if no carrier is detected.
TXCLK
Transmit Clock Tri-statable. This signal is used in synchronous DPSK/QAM
transmission to latch serial input data on the TXD pin. Data must be provided so
that valid data is available on the rising edge of the TXCLK. The transmit clock is
derived from different sources depending upon the Synchronization mode
selection. In Internal Mode the clock is generated internally (2400 Hz for QAM,
1200 Hz for DPSK or 600 Hz for half-speed DPSK). In External Mode TXCLK is
phase locked to the EXCLK pin. In Slave Mode TXCLK is phase locked to the
RXCLK pin. TXCLK is always active. In V.23 or V.21 mode the output is a 16 x
1200/75 or 16 x 300 Hz clock, respectively.
TXD
I
Transmit Data Input. Serial data for transmission is input on this pin. In
Synchronous modes, the data must be valid on the rising edge of the TXCLK
clock. In Asynchronous modes (2400/1200/600 bit/s, or 75/300 baud) no clocking
is necessary. DPSK/QAM data must be +1%, -2.5% or +2.3%, -2.5 % in Extended
Overspeed mode.
ANALOG INTERFACE
RXA
I
Received modulated analog signal input from the phone line.
TXA
O
Transmit analog output to the phone line.
XTL1
XTL2
I
I/O
These pins are for the internal crystal oscillator requiring a 11.0592 MHz Parallel
mode crystal. Two capacitors from these pins to ground are also required for
proper crystal operation. Consult crystal manufacturer for proper values. XTL2 can
also be driven from an external clock.
相關(guān)PDF資料
PDF描述
73K324L-IGT CCITT V.22bis, V.22, V.21, V.23, Bell 212A Single-Chip Modem
73K324L-IP CCITT V.22bis, V.22, V.21, V.23, Bell 212A Single-Chip Modem
73M2910L Microcontroller
73M2921 Advanced Single Chip Modem
73M2921-IG Advanced Single Chip Modem
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
73K324L-28IH/F 功能描述:電信集成電路 Modem Data Pump V.21-23 & V.22Bis RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray
73K324L-28IHR/F 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Single-Chip Modem
73K324L-IGT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CCITT V.22bis, V.22, V.21, V.23, Bell 212A Single-Chip Modem
73K324L-IHR/F 功能描述:電信集成電路 K-Series Modem w/Integrated Hybrid RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray
73K324L-IP 制造商:SILICON SYSTEMS 功能描述: 制造商:TDK 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*