- 您現(xiàn)在的位置：買賣IC網 > PDF目錄16278 > 73S8023C-DB (Maxim Integrated Products)BOARD DEMO 73S8023C 32-QFN PDF資料下載
參數資料
| 型號： | 73S8023C-DB |
| 廠商： | Maxim Integrated Products |
| 文件頁數： | 4/27頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD DEMO 73S8023C 32-QFN |
| 產品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 1 |
| 系列： | * |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
73S8023C Data Sheet
DS_8023C_019
12
Rev. 1.5
CMDVCC
VCC
IO
OFF
RSTIN
RST
STROBE
CLK
t0 - Deactivation starts after
CMDVCC is set high or OFF falls due to card removal or fault
t4 - VCC is shut down
(Note: Host should set STROBE low when
CMDVCC is set high, otherwise CLK may be truncated.
CLK truncation may occur if
an OFF event is triggered)
t3 - IO falls approx 2us after CLK falls
t1 - RST falls approx. 0.5us after deactivation begins
t2 - CLK falls approx. 7.5us after RST falls
-- OR --
t0 t1 t2 t3
t5
t4
t5 - VCC goes to 0 after discharge of VCC capacitor, approx 100us after deactivation begins
Figure 4: Synchronous Deactivation Operation – CKSEL = High
8.3
Activation Sequence (Asynchronous Mode)
The 73S8023C smart card interface IC has an internal 10 ms delay at power-on reset or upon application
of VDD > VDDF
1.
CMDVCC is set low.
or upon exit of Power Down mode. The card interface may only be activated when
OFF is
high which indicates a card is present. No activation is allowed at this time.
CMDVCC (edge triggered)
must then be set low to activate the card.
The following steps list the activation sequence and the timing of the card control signals when the
system controller sets
CMDVCC low while the RSTIN is low:
2.
Next, the internal VCC control circuit checks the presence of VCC at the end of t1. In normal operation,
the voltage VCC to the card becomes valid during t1. If VCC does not become valid, then OFF goes
low to report a fault to the system controller, and the power VCC
3.
Turn I/O (AUX1, AUX2) to reception mode at the end of t
to the card is turned off.
2
4.
CLK is applied to the card at the end of t
.
3
5.
RST is a copy of RSTIN after t
.
4. RSTIN may be set high before t 4, however the sequencer won’t set
RST high until 42000 clock cycles after the start of CLK.
相關PDF資料 |
PDF描述 |
|---|---|
| 73S8010C-DB | BOARD DEMO 73S8010C 28-SOIC |
| NCP303LSN30T1G | IC DETECTOR VOLTAGE 3.0V 5TSOP |
| 73S8010R-DB | BOARD DEMO 73S8010R 28-SOIC |
| DD-DB1-AL202C-FB | DEV BD 20X2 LCD BLU TXT BLK BL |
| NCP301LSN30T1G | IC DETECTOR VOLTAGE 3.0V 5TSOP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 73S8023C-IM/F | 功能描述:輸入/輸出控制器接口集成電路 Smart Card Interface ISO7816-3 & EVM4.0 RoHS:否 制造商:Silicon Labs 產品: 輸入/輸出端數量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| 73S8023C-IM/F1 | 功能描述:輸入/輸出控制器接口集成電路 RoHS:否 制造商:Silicon Labs 產品: 輸入/輸出端數量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| 73S8023C-IM/F2 | 功能描述:輸入/輸出控制器接口集成電路 RoHS:否 制造商:Silicon Labs 產品: 輸入/輸出端數量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| 73S8023C-IMR/F | 功能描述:輸入/輸出控制器接口集成電路 Smart Card Interface ISO7816-3 & EVM4.0 RoHS:否 制造商:Silicon Labs 產品: 輸入/輸出端數量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| 73S8023C-IMR/F1 | 功能描述:輸入/輸出控制器接口集成電路 RoHS:否 制造商:Silicon Labs 產品: 輸入/輸出端數量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。