- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369300 > 74ALS191 (Texas Instruments, Inc.) SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS PDF資料下載
參數(shù)資料
| 型號： | 74ALS191 |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 通用總線功能 |
| 英文描述： | SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS |
| 中文描述： | 同步4位向上/向下二進制計數(shù)器 |
| 文件頁數(shù)： | 1/8頁 |
| 文件大小： | 133K |
| 代理商： | 74ALS191 |
SN54ALS191A, SN74ALS191A
SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS
SDAS210C – DECEMBER 1982 – REVISED JULY 1996
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Single Down/Up Count-Control Line
Look-Ahead Circuitry Enhances Speed of
Cascaded Counters
Fully Synchronous in Count Modes
Asynchronously Presettable With Load
Control
Package Options Include Plastic
Small-Outline (D) Packages, Ceramic Chip
Carriers (FK), and Standard Plastic (N) and
Ceramic (J) 300-mil DIPs
description
The ’ALS191A are synchronous 4-bit reversible
up/down binary counters. Synchronous counting
operation is provided by having all flip-flops
clocked simultaneously so that the outputs
change coincidentally with each other when
instructed by the steering logic. This mode of
operation eliminates the output counting spikes
normally
associated
(ripple-clock) counters.
with
asynchronous
The outputs of the four flip-flops are triggered on
a low-to-high-level transition of the clock (CLK)
input if the count enable (CTEN) input is low. A
high at CTEN inhibits counting. The direction of
the count is determined by the level of the
down/up (D/U) input. When D/U is low, the counter
counts up, and when D/U is high, the counter
counts down.
These counters feature a fully independent clock circuit. Changes at the control inputs (CTEN and D/U) that
modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of
the counter is dictated solely by the conditions meeting the stable setup and hold times.
These counters are fully programmable. Each output can be preset to either level by placing a low on the LOAD
input and entering the desired data at the data inputs. The output changes to agree with the data inputs
independently of the level of the clock input. This feature allows the counters to be used as modulo-N dividers
by simply modifying the count length with the preset inputs.
CLK, D/U, and LOAD are buffered to lower the drive requirement, which significantly reduces the loading on
(current required by) clock drivers, for long parallel words.
Copyright
1996, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
B
Q
B
Q
A
CTEN
D/U
Q
C
Q
D
GND
V
CC
A
CLK
RCO
MAX/MIN
LOAD
C
D
SN54ALS191A . . . J PACKAGE
SN74ALS191A . . . D OR N PACKAGE
(TOP VIEW)
SN54ALS191A . . . FK PACKAGE
(TOP VIEW)
3
2
1 20 19
9 10 11 12 13
4
5
6
7
8
18
17
16
15
14
CLK
RCO
NC
MAX/MIN
LOAD
Q
A
CTEN
NC
D/U
Q
C
B
N
D
C
A
Q
G
N
D
Q
B
V
C
NC – No internal connection
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74ALS540 | OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS |
| 74ALS540 | Octal Inverting Buffer and Line Driver with 3-STATE Outputs |
| 74ALS573 | OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS |
| 74ALS574 | OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS |
| 74ALS688 | 8-BIT IDENTITY COMPARATORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74ALS193N | 制造商:Texas Instruments 功能描述: |
| 74ALS193NTI88 | 制造商:TI 功能描述:74ALS193N |
| 74ALS20 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual 4-Input NAND gate |
| 74ALS20A | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual 4-Input NAND gate |
| 74ALS20AD | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual 4-Input NAND gate |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。