- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369300 > 74ALS996 (Texas Instruments, Inc.) 8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES PDF資料下載
參數(shù)資料
| 型號： | 74ALS996 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES |
| 中文描述： | 8位D型邊沿觸發(fā)回讀鎖存 |
| 文件頁數(shù)： | 1/9頁 |
| 文件大?。?/td> | 133K |
| 代理商： | 74ALS996 |
SN54ALS996 . . . JT PACKAGE
SN74ALS996 . . . DW OR NT PACKAGE
(TOP VIEW)
SN54ALS996 . . . FK PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
1D
2D
3D
4D
5D
6D
7D
8D
EN
RD
CLK
GND
V
CC
1Q
2Q
3Q
4Q
5Q
6Q
7Q
8Q
OE
T/C
CLR
NC – No internal connection
3 2 1 28 27
12 13
5
6
7
8
9
10
11
25
24
23
22
21
20
19
3Q
4Q
5Q
NC
6Q
7Q
8Q
4D
5D
6D
NC
7D
8D
EN
4
26
14 15 16 17 18
R
C
G
N
C
T
O
3
2
1
N
1
2
V
C
C
SN54ALS996, SN74ALS996
8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES
SDAS098B – OCTOBER 1984 – REVISED JANUARY 1995
Copyright
1995, Texas Instruments Incorporated
2–1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
3-State I/O-Type Read-Back Inputs
Bus-Structured Pinout
T/C Determines True or Complementary
Data at Q Outputs
Package Options Include Plastic
Small-Outline (DW) Packages, Ceramic
Chip Carriers (FK), and Standard Plastic
(NT) and Ceramic (JT) 300-mil DIPs
description
These 8-bit latches are designed specifically for
storing the contents of the input data bus and
providing the capability of reading back the stored
data onto the input data bus. The Q outputs are
designed with bus-driving capability.
The edge-triggered flip-flops enter the data on the
low-to-high transition of the clock (CLK) input
when the enable (EN) input is low. Data can be
read back onto the data inputs by taking the read
(RD) input low, in addition to having EN low. When
EN is high, both the read-back and write modes
are disabled. Transitions on EN should only be
made with CLK high to prevent false clocking.
The polarity of the Q outputs can be controlled by
the polarity (T/C) input. When T/C is high, Q is the
same as is stored in the flip-flops. When T/C is low,
the output data is inverted. The Q outputs can be
placed in the high-impedance state by taking the
output-enable (OE) input high. OE does not affect
the internal operation of the register. Old data can
be retained or new data can be entered while the
outputs are off.
A low level at the clear (CLR) input resets the
internal registers low. The clear function is
asynchronous and overrides all other register
functions.
The -1 version of the SN74ALS996 is identical to the standard version, except that the recommended maximum
I
OL
for the -1 version is increased to 48 mA. There is no -1 version of the SN54ALS996.
The SN54ALS996 is characterized for operation over the full military temperature range of –55
°
C to 125
°
C. The
SN74ALS996 is characterized for operation from 0
°
C to 70
°
C.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74ALVC04 | CERAMIC CHIP/MIL-PRF-55681 |
| 74ALVC162835DLRG4 | 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS |
| 74ALVC162836DLRG4 | 20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS |
| 74ALVC16334DLRG4 | 16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS |
| 74ALVCH16240 | Quadruple Bus Buffer Gates With 3-State Outputs 14-TSSOP -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74ALVC00 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Low Voltage Quad 2-Input NAND Gate with 3.6V Tolerant Inputs and Outputs |
| 74ALVC00BQ | 制造商:NXP Semiconductors 功能描述:IC QUAD 2 I/P NAND GATE DHV |
| 74ALVC00BQ,115 | 功能描述:邏輯門 QUAD 2-INPUT NAND RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| 74ALVC00BQ-G | 功能描述:邏輯門 QUAD 2-INPUT NAND GATE RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| 74ALVC00BQ-Q100X | 功能描述:NAND Gate IC 4 Channel 14-DHVQFN (2.5x3) 制造商:nxp semiconductors 系列:汽車級，AEC-Q100，74LVC 包裝:帶卷（TR） 零件狀態(tài):有效 邏輯類型:與非門 電路數(shù):4 輸入數(shù):2 特性:- 電壓 - 電源:1.65 V ~ 3.6 V 電流 - 靜態(tài)（最大值）:20μA 電流 - 輸出高，低:24mA，24mA 邏輯電平 - 低:0.7 V ~ 0.8 V 邏輯電平 - 高:1.7 V ~ 2 V 不同 V，最大 CL 時的最大傳播延遲:3ns @ 3.3V，50pF 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 供應(yīng)商器件封裝:14-DHVQFN（2.5x3） 封裝/外殼:14-VFQFN 裸露焊盤 標(biāo)準(zhǔn)包裝:3,000 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。