- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369314 > 74LS173 (Motorola, Inc.) 4-BIT D-TYPE REGISTER WITH 3-STATE OUTPUTS PDF資料下載
參數(shù)資料
| 型號： | 74LS173 |
| 廠商： | Motorola, Inc. |
| 英文描述： | 4-BIT D-TYPE REGISTER WITH 3-STATE OUTPUTS |
| 中文描述： | 4位D型登記注冊三態(tài)輸出 |
| 文件頁數(shù)： | 9/19頁 |
| 文件大?。?/td> | 562K |
| 代理商： | 74LS173 |
SN54173, SN54LS173A, SN74173, SN74LS173A
4-BIT D-TYPE REGISTERS
WITH 3-STATE OUTPUTS
SDLS067A – OCTOBER 1976 – REVISED JUNE 1999
9
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION
SERIES 54/74 AND 54S/74S DEVICES
tPHL
tPLH
tPLH
tPHL
LOAD CIRCUIT
FOR 3-STATE OUTPUTS
High-Level
Pulse
Low-Level
Pulse
tw
VOLTAGE WAVEFORMS
PULSE DURATIONS
Input
Out-of-Phase
Output
(see Note D)
3 V
0 V
VOL
VOH
VOH
VOL
In-Phase
Output
(see Note D)
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
VCC
RL
Test
Point
From Output
Under Test
CL
(see Note A)
LOAD CIRCUIT
FOR OPEN-COLLECTOR OUTPUTS
LOAD CIRCUIT
FOR 2-STATE TOTEM-POLE OUTPUTS
(see Note B)
VCC
RL
From Output
Under Test
CL
(see Note A)
Test
Point
(see
Note B)
VCC
RL
From Output
Under Test
CL
(see Note A)
Test
Point
1 k
NOTES: A. CL includes probe and jig capacitance.
B. All diodes are 1N3064 or equivalent.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. S1 and S2 are closed for tPLH, tPHL, tPHZ, and tPLZ; S1 is open and S2 is closed for tPZH; S1 is closed and S2 is open for tPZL.
E. All input pulses are supplied by generators having the following characteristics: PRR
≤
1 MHz, ZO
≈
50
, tr and tf
≤
7 ns for Series
54/74 devices and tr and tf
≤
2.5 ns for Series 54S/74S devices.
F. The outputs are measured one at a time with one input transition per measurement.
S1
S2
tPHZ
tPLZ
tPZL
tPZH
3 V
3 V
0 V
0 V
th
tsu
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
Timing
Input
Data
Input
3 V
0 V
Output
Control
(low-level
enabling)
Waveform 1
(see Notes C
and D)
Waveform 2
(see Notes C
and D)
≈
1.5 V
VOH – 0.5 V
VOL + 0.5 V
VOL
≈
1.5 V
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS
VOH
1.5 V
1.5 V
1.5 V
1.5 V
1.5 V
1.5 V
1.5 V
1.5 V
1.5 V
1.5 V
1.5 V
1.5 V
1.5 V
1.5 V
1.5 V
1.5 V
1.5 V
Figure 1. Load Circuits and Voltage Waveforms
相關PDF資料 |
PDF描述 |
|---|---|
| 74LS174 | Hex/Quadruple D-type Flip-Flips(with clear) |
| 74LS175 | Hex/Quadruple D-type Flip-Flips(with clear) |
| 74LS174 | LOW POWER SCHOTTKY |
| 74LS175 | LOW POWER SCHOTTKY |
| 74LS174 | Hex/Quad D Flip-Flops with Clear |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 74LS173A | 制造商:Semiconductors 功能描述: |
| 74LS173DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Quad D-Type Flip-Flop |
| 74LS173PC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| 74LS173SC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| 74LS174 | 制造商:NTE Electronics 功能描述: 制造商:Semiconductors 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。