- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360497 > 74LVC138APWDH (NXP SEMICONDUCTORS) 3-to-8 line decoder/demultiplexer; inverting PDF資料下載
參數(shù)資料
| 型號(hào)： | 74LVC138APWDH |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | 3-to-8 line decoder/demultiplexer; inverting |
| 中文描述： | LVC/LCX/Z SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16 |
| 封裝： | PLASTIC, TSSOP1-16 |
| 文件頁數(shù)： | 2/10頁 |
| 文件大?。?/td> | 94K |
| 代理商： | 74LVC138APWDH |
Philips Semiconductors
Product specification
74LVC138A
3-to-8 line decoder/demultiplexer; inverting
2
1998 Apr 28
853–1943 19308
FEATURES
Wide supply voltage range of 1.2 to 3.6 V
In accordance with JEDEC standard no. 8-1A
Inputs accept voltages up to 5.5 V
CMOS lower power consumption
Direct interface with TTL levels
Demultiplexing capability
Multiple input enable for easy expansion
Ideal for memory chip select decoding
Active LOW mutually exclusive outputs
Output drive capability 50 transmission lines at 85
°
C
DESCRIPTION
The 74LVC138A is a low-voltage, low-power, high-performance
Si-gate CMOS device, superior to most advanced CMOS
compatible TTL families.
The 74LVC138A accepts three binary weighted address inputs (A
0
,
A
1
, A
2
) and when enabled, provides 8 mutually exclusive active
LOW outputs (Y
0
to Y
7
).
The 74LVC138A features three enable inputs: two active LOW (E
1
and E
2
) and one active HIGH (E
3
). Every output will be HIGH unless
E
1
and E
2
are LOW and E
3
is HIGH.
This multiple enable function allows easy parallel expansion of the
74LV138A to a 1-of-32 (5 lines to 32 lines) decoder with just four
74LV138A ICs and one inverter. The 74LV138A can be used as an
eight output demultiplexer by using one of the active LOW enable
inputs as the data input and the remaining enable inputs as strobes.
Unused enable inputs must be permanently tied to their appropriate
active HIGH or LOW state.
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
°
C; t
r
= t
f
≤
2.5 ns
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
t
PHL
/t
PLH
Propagation delay
An to Yn,
E
3
to Yn, En to Yn
Input capacitance
C
L
= 50 pF;
V
CC
= 3.3 V
3.5
3.5
ns
C
I
5.0
pF
C
PD
Power dissipation capacitance per
package
V
CC
= 3.3 V
Notes 1 and 2
44
pF
NOTES:
1. C
PD
is used to determine the dynamic power dissipation (P
D
in
μ
W)
P
D
= C
PD
×
V
CC2
×
f
i
(C
L
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz; C
L
= output load capacity in pF;
f
o
= output frequency in MHz; V
= supply voltage in V;
(C
L
×
V
CC2
×
f
o
) = sum of the outputs.
2. The condition is V
I
= GND to V
CC
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE
OUTSIDE NORTH AMERICA
NORTH AMERICA
PKG. DWG. #
16-Pin Plastic SO
–40
°
C to +85
°
C
74LVC138A D
74LVC138A D
SOT109-1
16-Pin Plastic SSOP Type II
–40
°
C to +85
°
C
74LVC138A DB
74LVC138A DB
SOT338-1
16-Pin Plastic TSSOP Type I
–40
°
C to +85
°
C
74LVC138A PW
74LVC138APW DH
SOT403-1
PIN CONFIGURATION
SV00553
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
GND
Y
7
Y
0
A
0
A
1
A
2
E
1
E
2
E
3
V
CC
Y
0
Y
0
Y
0
Y
0
Y
0
Y
0
LOGIC DIAGRAM
SV00554
Y
0
A
0
Y
1
A
1
Y
2
A
2
Y
3
Y
4
Y
5
Y
6
Y
7
15
14
13
12
11
10
E
1
E
2
E
3
9
7
4
1
5
2
6
3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74LVC139 | Data Selectors/Multiplexers With 3-State Outputs 16-SO -40 to 85 |
| 74LVC139PWDH | Dual 2-to-4 line decoder/demultiplexer |
| 74LVC14A | Hex inverting Schmitt-trigger with 5V tolerant input |
| 74LVC14APWDH | Hex inverting Schmitt-trigger with 5V tolerant input |
| 74LVC157A | Quad 2-input multiplexer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74LVC138APW-Q100J | 制造商:NXP Semiconductors 功能描述:IC DECODER/DEMUX INV 16TSSOP 制造商:NXP Semiconductors 功能描述:74LVC138APW-Q100/TSSOP16/REEL1 |
| 74LVC138APW-T | 制造商:NXP Semiconductors 功能描述:Decoder/Demultiplexer Single 3-to-8 16-Pin TSSOP T/R |
| 74LVC138ARGYR | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 74LVC139 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual 2-to-4 line decoder/demultiplexer |
| 74LVC139BQ | 制造商:NXP Semiconductors 功能描述:IC DUAL 2-4 DECOD/DEMUX DHV |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。