參數資料
型號: 74LVC163BQ,115
廠商: NXP Semiconductors
文件頁數: 1/20頁
文件大?。?/td> 0K
描述: IC SYNC 4BIT BIN COUNT 16DHVQFN
產品培訓模塊: Logic Packages
標準包裝: 3,000
系列: 74LVC
邏輯類型: 二進制計數器
方向:
元件數: 1
每個元件的位元數: 4
復位: 同步
計時: 同步
計數速率: 150MHz
觸發(fā)器類型: 正邊沿
電源電壓: 1.2 V ~ 3.6 V
工作溫度: -40°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 16-VFQFN 裸露焊盤
供應商設備封裝: 16-DHVQFN(2.5x3.5)
包裝: 帶卷 (TR)
其它名稱: 74LVC163BQ-G
74LVC163BQ-G-ND
935275615115
1.
General description
The 74LVC163 is a synchronous presettable binary counter which features an internal
look-ahead carry and can be used for high-speed counting. Synchronous operation is
provided by having all flip-flops clocked simultaneously on the positive-going edge of the
clock (pin CP). The outputs (pins Q0 to Q3) of the counters may be preset to a HIGH-level
or LOW-level. A LOW-level at the parallel enable input (pin PE) disables the counting
action and causes the data at the data inputs (pins D0 to D3) to be loaded into the counter
on the positive-going edge of the clock (provided that the set-up and hold time
requirements for PE are met). Preset takes place regardless of the levels at count enable
inputs (pin CEP and CET). A LOW-level at the master reset input (pin MR) sets all four
outputs of the flip-flops (pins Q0 to Q3) to LOW-level after the next positive-going
transition on the clock input (pin CP) (provided that the set-up and hold time requirements
for PE are met). This action occurs regardless of the levels at input pins PE, CET and
CEP. This synchronous reset feature enables the designer to modify the maximum count
with only one external NAND gate.
The look-ahead carry simplifies serial cascading of the counters. Both count enable inputs
(pin CEP and CET) must be HIGH in count. The CET input is fed forward to enable the
terminal count output (pin TC). The TC output thus enabled will produce a HIGH output
pulse of a duration approximately equal to a HIGH-level output of Q0. This pulse can be
used to enable the next cascaded stage.
The maximum clock frequency for the cascaded counters is determined by tPHL
(propagation delay CP to TC) and tsu (set-up time CEP to CP) according to the formula:
.
2.
Features and benefits
Wide supply voltage range from 1.2 V to 3.6 V
Inputs accept voltages up to 5.5 V
CMOS low power consumption
Direct interface with TTL levels
Synchronous reset
Synchronous counting and loading
Two count enable inputs for n-bit cascading
Positive edge-triggered clock
Complies with JEDEC standard:
JESD8-7A (1.65 V to 1.95 V)
JESD8-5A (2.3 V to 2.7 V)
74LVC163
Presettable synchronous 4-bit binary counter; synchronous
reset
Rev. 6 — 20 November 2012
Product data sheet
f
max
1
t
PHL max
t
su
+
-----------------------------------
=
相關PDF資料
PDF描述
74LVC169BQ,115 IC SYNC 4BIT BIN COUNT 16DHVQFN
74LVC1G07GW,165 IC BUFF OPEN DRAIN N-INV 5TSSOP
74LVC1G126GW,165 IC BUFF DVR TRI-ST N-INV 5TSSOP
74LVC1G74DP,125 IC SNGL D FF POS-EDG TRIG 8TSSOP
74LVC1G79GV,125 IC SNGL D FF POSEDG TRIG SC74A-5
相關代理商/技術參數
參數描述
74LVC163BQ-G 功能描述:計數器 IC 3.3V SYNC 4-BIT BIN COUNTER RoHS:否 制造商:NXP Semiconductors 計數器類型:Binary Counters 邏輯系列:74LV 位數:10 計數法: 計數順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel
74LVC163D 功能描述:計數器 IC 3.3V SYNC 4-BIT BIN COUNTER RoHS:否 制造商:NXP Semiconductors 計數器類型:Binary Counters 邏輯系列:74LV 位數:10 計數法: 計數順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel
74LVC163D,112 功能描述:計數器 IC 3.3V SYNC 4-BIT BIN RoHS:否 制造商:NXP Semiconductors 計數器類型:Binary Counters 邏輯系列:74LV 位數:10 計數法: 計數順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel
74LVC163D,118 功能描述:計數器 IC 3.3V SYNC 4-BIT BIN RoHS:否 制造商:NXP Semiconductors 計數器類型:Binary Counters 邏輯系列:74LV 位數:10 計數法: 計數順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel
74LVC163DB 功能描述:計數器 IC 3.3V SYNC 4-BIT BIN COUNTER RoHS:否 制造商:NXP Semiconductors 計數器類型:Binary Counters 邏輯系列:74LV 位數:10 計數法: 計數順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel