- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358653 > 74LVC1G125 (NXP Semiconductors N.V.) Bus buffer/line driver; 3-state PDF資料下載
參數(shù)資料
| 型號： | 74LVC1G125 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Bus buffer/line driver; 3-state |
| 中文描述： | 總線緩沖器/線路驅(qū)動器，三態(tài) |
| 文件頁數(shù)： | 1/17頁 |
| 文件大?。?/td> | 91K |
| 代理商： | 74LVC1G125 |
1.
General description
The 74LVC1G175 is a high-performance, low-voltage, Si-gate CMOS device, superior
to most advanced CMOS compatible TTL families.
The input can be driven from either 3.3 Vor 5 V devices. This feature allows the use of
this device in a mixed 3.3 V and 5 V environment.
This device is fully specified for partial power-down applications using I
off
. The I
off
circuitry
disables the output, preventing the damaging backflow current through the device when
it is powered down.
The 74LVC1G175 is a single positive edge triggered D-type flip-flop with individual
data (D) input, clock (CP) input, master reset (MR) input, and Q output.
The master reset (MR) is an asynchronous active LOW input and operate independently
of the clock input. Information on the data input is transferred to the Q output on the
LOW-to-HIGH transition of the clock pulse. The D input must be stable one set-up time
prior to the LOW-to-HIGH clock transition, for predictable operation.
Schmitt-trigger action at all inputs makes the circuit highly tolerant to slower input rise and
fall times.
2.
Features
I
Wide supply voltage range from 1.65 V to 5.5 V
I
5 V tolerant inputs for interfacing with 5 V logic
I
High noise immunity
I
Complies with JEDEC standard:
N
JESD8-7 (1.65 V to 1.95 V)
N
JESD8-5 (2.3 V to 2.7 V)
N
JESD8B/JESD36 (2.7 V to 3.6 V).
I
±
24 mA output drive (V
CC
= 3.0 V)
I
ESD protection:
N
HBM EIA/JESD22-A114-B exceeds 2000 V
N
MM EIA/JESD22-A115-A exceeds 200 V.
I
CMOS low power consumption
I
Latch-up performance exceeds 250 mA
I
Direct interface with TTL levels
I
Inputs accept voltages up to 5 V
I
Multiple package options
I
Specified from
40
°
C to +85
°
C and
40
°
C to +125
°
C.
74LVC1G175
Single D-type flip-flop with reset; positive-edge trigger
Rev. 01 — 18 October 2004
Product data sheet
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74LVC1G3157 | 2-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER |
| 74LVC1G79 | Triple 3-Input Positive-NOR Gates 14-SOIC -40 to 85 |
| 74LVC1G74 | Triple 3-Input Positive-NOR Gates 14-SOIC -40 to 85 |
| 74LVC1G384 | Bilateral switch |
| 74LVC1G32 | Quadruple 2-Input Exclusive-NOR Gates With Open-Drain Outputs 14-SOIC -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74LVC1G125_10 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Bus buffer/line driver; 3-state |
| 74LVC1G125_11 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Bus buffer/line driver; 3-state |
| 74LVC1G125_12 | 制造商:DIODES 制造商全稱:Diodes Incorporated 功能描述:SINGLE BUFFER GATE WITH 3-STATE OUTPUT |
| 74LVC1G125DBVRE4 | 功能描述:緩沖器和線路驅(qū)動器 Sgl Bus Buffer Gate RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
| 74LVC1G125DBVRG4 | 功能描述:緩沖器和線路驅(qū)動器 Sgl Bus Buffer Gate RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。