參數(shù)資料
型號(hào)： 74LVC1G58GF,132
廠商： NXP Semiconductors
文件頁(yè)數(shù)： 5/13頁(yè)
文件大?。?/td> 0K
描述： IC GATE OR SINGLE 2INPUT 6XSON
產(chǎn)品培訓(xùn)模塊： Logic Packages
特色產(chǎn)品： MicroPak?
標(biāo)準(zhǔn)包裝： 5,000
系列： 74LVC
邏輯類型： 可配置多功能
電路數(shù)： 1
輸入數(shù)： 3
施密特觸發(fā)器輸入： 是
輸出類型： 單端
輸出電流高，低： 32mA，32mA
電源電壓： 1.65 V ~ 5.5 V
工作溫度： -40°C ~ 125°C
安裝類型： 表面貼裝
封裝/外殼： 6-XFDFN
供應(yīng)商設(shè)備封裝： 6-XSON，SOT891（1x1）
包裝： 帶卷 (TR)
2009-2012 Microchip Technology Inc.
Preliminary
DS41393B-page 19
AR1000 SERIES RESISTIVE TOUCH SCREEN CONTROLLER
6.
Master receives eight data bits (MSb first)
presented on SDA by the AR1021, at eight
sequential master clock (SCL) cycles. The data
is latched out on SCL falling edges to ensure it
is valid during the subsequent SCL high time.
7.
If data transfer is not complete, then:
- Master acknowledges (ACK) reception of the
eight data bits by presenting a low on SDA,
followed by a low-high-low on SCL.
- Go to step 5.
8.
If data transfer is complete, then:
- Master acknowledges (ACK) reception of the
eight data bits and a completed data transfer
by presenting a high on SDA, followed by a
low-high-low on SCL.
9.
Master presents a “Stop” bit to the AR1021 by
taking SCL low-high, followed by taking SDA
low-to-high.
4.5
Master Write Bit Timing
Master write is to send supported commands to the
AR1021.
Address bits are latched into the AR1021 on the
rising edges of SCL.
Data bits are latched into the AR1021 on the
rising edges of SCL.
ACK is presented by AR1021 on the ninth clock.
The master must monitor the SCL pin prior to
asserting another clock pulse, as the AR1021
may be holding off the master by stretching the
clock.
FIGURE 4-2:
I2C MASTER WRITE BIT TIMING DIAGRAM
Steps
1.
SCL and SDA lines are Idle high.
2.
Master presents “Start” bit to the AR1021 by
taking SDA high-to-low, followed by taking SCL
high-to-low.
3.
Master presents 7-bit Address, followed by a
R/W = 0 (Write mode) bit to the AR1021 on
SDA, at the rising edge of eight master clock
(SCL) cycles.
4.
AR1021 compares the received address to its
device ID. If they match, the AR1021
acknowledges (ACK) the master sent address
by presenting a low on SDA, followed by a
low-high-low on SCL.
5.
Master monitors SCL, as the AR1021 may be
“clock stretching”, holding SCL low to indicate
the master should wait.
6.
Master presents eight data bits (MSb first) to the
AR1021 on SDA, at the rising edge of eight mas-
ter clock (SCL) cycles.
7.
AR1021 acknowledges (ACK) receipt of the
eight data bits by presenting a low on SDA, fol-
lowed by a low-high-low on SCL.
8.
If data transfer is not complete, then go to step 5.
9.
Master presents a “Stop” bit to the AR1021 by
taking SCL low-high, followed by taking SDA
low-to-high.
4.6
Clock Stretching
The master normally controls the clock line SCL. Clock
stretching is when the slave device holds the SCL line
low, indicating to the master that it is not ready to
continue the communications.
During communications, the AR1021 may hold off the
master by stretching the clock with a low on SCL.
The master must monitor the slave SCL pin to ensure
the AR1021 is not holding it low, prior to asserting
another clock pulse for transmitting or receiving.
4.7
AR1020 Write Conditions
The AR1020 part does not implement clock stretching
on write conditions.
A 50 us delay is needed before the Stop bit, when
clocking a command to the AR1020.
相關(guān)PDF資料
PDF描述
TXR40AB00-1408AI ADPT TINEL LOCK STR SHELL 15, D
TXR40AB00-1008AI ADPT TINEL LOCK STR SHELL 11, B
MC74LCX125DR2 IC BUFF TRI-ST QD LV CMOS 14SOIC
TXR40AB00-0804AI ADPT TINEL LOCK STR SHELL 9, A
TXR40AB90-0804AI ADPT TINEL LOCK ANG SHELL 9, A
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74LVC1G58GF-H 功能描述:邏輯門 3.3V LP CONFIG GATE RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
74LVC1G58GM 制造商:NXP Semiconductors 功能描述:IC CONFIG MULTI-FUNC GATE XS
74LVC1G58GM,115 功能描述:邏輯門 3.3V LP CONFIG GATE RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
74LVC1G58GM,132 功能描述:邏輯門 3.3V LP CONFIG GATE RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
74LVC1G58GM/S901,1 制造商:NXP Semiconductors 功能描述:74LVC1G58GM/XSON6/REEL7//S901 - Tape and Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*