參數(shù)資料
型號(hào): 74VHC112SJX
廠商: FAIRCHILD SEMICONDUCTOR CORP
元件分類(lèi): 通用總線(xiàn)功能
英文描述: J-K-Type Flip-Flop
中文描述: AHC/VHC SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
封裝: 5.30 MM, EIAJ TYPE2, SOP-16
文件頁(yè)數(shù): 1/7頁(yè)
文件大小: 70K
代理商: 74VHC112SJX
September 1995
Revised April 1999
7
1999 Fairchild Semiconductor Corporation
DS012123.prf
www.fairchildsemi.com
74VHC112
Dual J-K Flip-Flops with Preset and Clear
General Description
The VHC112 is an advanced high speed CMOS device
fabricated with silicon gate CMOS technology. It achieves
the high-speed operation similar to equivalent Bipolar
Schottky TTL while maintaining the CMOS low power dissi-
pation.
The VHC112 contains two independent, high-speed JK flip-
flops with Direct Set and Clear inputs. Synchronous state
changes are initiated by the falling edge of the clock. Trig-
gering occurs at a voltage level of the clock and is not
directly related to transition time. The J and K inputs can
change when the clock is in either state without affecting
the flip-flop, provided that they are in the desired state dur-
ing the recommended setup and hold times relative to the
falling edge of the clock. The LOW signal on PR or CLR
prevents clocking and forces Q and Q HIGH, respectively.
Simultaneous LOW signals on PR and CLR force both Q
and Q HIGH.
An input protection circuit ensures that 0V to 7V can be
applied to the input pins without regard to the supply volt-
age. This device can be used to interface 5V to 3V systems
and two supply systems such as battery backup. This cir-
cuit prevents device destruction due to mismatched supply
and input voltages.
Features
I
High speed: f
MAX
= 200 MHz (typ) at V
CC
= 5.0V
I
Low power dissipation: I
CC
= 2
μ
A (max) at T
A
= 25
°
C
I
High noise immunity: V
NIH
= V
NIL
= 28% V
CC
(min)
I
Power down protection is provided on all inputs
I
Pin and function compatible with 74HC112
Ordering Code:
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Pin Descriptions
Order Number
74VHC112M
74VHC112SJ
74VHC112MTC
74VHC112N
Package Number
M16A
M16D
MTC16
N16E
Package Description
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Pin Names
Description
J
1
, J
2
, K
1
, K
2
CLK
1
, CLK
2
CLR
1
, CLR
2
PR
1
, PR
2
Q
1
, Q
2
, Q
1
, Q
2
Data Inputs
Clock Pulse Inputs (Active Falling Edge)
Direct Clear Inputs (Active LOW)
Direct Preset Inputs (Active LOW)
Outputs
相關(guān)PDF資料
PDF描述
74VHCU04N Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-PDIP -40 to 85
7EL2 BIDIRECTIONAL THYRISTOR OVERVOLTAGE PROTECTORS
7G-0011A Powerline Heat-Sinks
7G-0020A Powerline Heat-Sinks
7G-0026A Powerline Heat-Sinks
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74VHC123A 制造商:Freescale Semiconductor 功能描述:
74VHC123A_07 制造商:FAIRCHILD 制造商全稱(chēng):Fairchild Semiconductor 功能描述:Dual Retriggerable Monostable Multivibrator
74VHC123AFT 功能描述:Monostable Multivibrator 9.6ns 16-TSSOP 制造商:toshiba semiconductor and storage 系列:汽車(chē)級(jí),AEC-Q100,74VHC 包裝:剪切帶(CT) 零件狀態(tài):停產(chǎn) 邏輯類(lèi)型:單穩(wěn)態(tài) 獨(dú)立電路:2 施密特觸發(fā)器輸入:無(wú) 傳播延遲:9.6ns 電流 - 輸出高,低:8mA,8mA 電壓 - 電源:2 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商器件封裝:16-TSSOP 標(biāo)準(zhǔn)包裝:1
74VHC123AM 功能描述:單穩(wěn)態(tài)多諧振蕩器 Dual Multivibrator RoHS:否 制造商:Texas Instruments 每芯片元件:1 邏輯系列:LVC 邏輯類(lèi)型:Monostable Multivibrator 封裝 / 箱體:SSOP-8 傳播延遲時(shí)間:18.6 ns 高電平輸出電流:- 32 mA 低電平輸出電流:32 mA 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel
74VHC123AM 制造商:Fairchild Semiconductor Corporation 功能描述:74VHC CMOS SMD 74VHC123 SOIC16