2006 Teridian Semiconductor Corporation Rev. 2" />
參數(shù)資料
型號(hào)： 78P2352-IELR/F
廠商： Maxim Integrated Products
文件頁數(shù)： 4/42頁
文件大?。?/td> 0K
描述： IC LIU SDH SONET 2CH 128-LQFP
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 1,000
類型： 線路接口裝置（LIU）
驅(qū)動(dòng)器/接收器數(shù)： 2/2
規(guī)程： E4，OC-3，STM1-E
電源電壓： 3.15 V ~ 3.45 V
安裝類型： 表面貼裝
封裝/外殼： 128-LQFP 裸露焊盤
供應(yīng)商設(shè)備封裝： 128-LQFP-EP（14x14）
包裝： 帶卷 (TR)
78P2352
Dual Channel
OC-3/ STM1-E/ E4 LIU
Page: 12 of 42
2006 Teridian Semiconductor Corporation
Rev. 2.4
REGISTER DESCRIPTION (CONTINUED)
PORT-SPECIFIC REGISTERS
For PA[3:0] = 1-2 = N only. Accessing a register with port address greater than 2 constitutes an invalid command,
and the read/write operation will be ignored.
ADDRESS N-0: MODE CONTROL REGISTER
BIT
NAME
TYPE
DFLT
VALUE
DESCRIPTION
7
PDTX
R/W
0
Transmitter Power-Down:
0 : Normal Operation
1 : Power-Down. CMI Transmit output is tri-stated.
6
PDRX
R/W
0
Receiver Power-Down:
0 : Normal Operation
1 : Power-Down
5
PMODE
R/W
X
Parallel Mode Interface Selection:
When PAR=0, PMODE is invalid and defaults to logic ‘1’;
When PAR=1, (Master Control Register: bit 5), PMODE selects the
source of the transmit parallel clock, either taken from the framer
externally or generated internally. Default value is determined by
CKMODE pin setting upon power up or reset.
0: Slave Timing. PIxCK clock input to the transmitter
1: Master Timing. PTOxCK clock output from the transmitter
4
SMOD[1]
R/W
X
3
SMOD[0]
R/W
X
Serial Mode Interface Selection:
When PAR=0 (Master Control Register: bit 5), SMOD[1:0] configures
the transmitter’s system interface. Default values determined by
CKMODE pin setting upon power up or reset.
SMOD[1] SMOD[0]
0
Synchronous clock and data are passed through a
FIFO. The CDR is bypassed.
1
0
Synchronous data is passed through the CDR and
then through the FIFO.
0
1
Plesiochronous data is passed through the CDR to
recover a clock. FIFO is bypassed because the
data is not synchronous with the reference clock.
1
Loop Timing Mode Enable: The recovered receive
clock is used as the reference for the transmit DLL
and FIFO.
When PAR=1 (Master Control Regsiter: bit 5), setting SMOD[1:0] = 11
will enable Loop Timing Mode. Default values are determined by
CKMODE pin setting upon power up or reset as follows:
CKMODE Low
SMOD[1:0] default = 00 (no effect)
CKMODE Float
SMOD[1:0] default = 11 (loop-timing enable)
CKMODE High
SMOD[1:0] default = 01 (no effect)
2
MON
R/W
0
Receive Monitor Mode Enable:
0: Normal Operation
1: Adds 20dB of flat gain to the receive signal before equalization
NOTE: Monitor mode is only available in CMI mode.
1:0
--
R/W
00
Reserved
相關(guān)PDF資料
PDF描述
78Q2120C09-64CGTR/F TXRX 10/100 BASE 3.3V 64-LQFP
78Q2133/F TXRX 10/100 MDIX 3.3V IND 32-QFN
78Q8392LA03-28CHR/F TXRX 10BASE 2/5 ETH COAX 28-PLCC
78Q8430-100IGT/F IC LAN MEDIA ACCESS CTLR 100LQFP
A1020B-1CQ84C IC FPGA 2K GATES 84-CQFP COM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
78P2352-IGT 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Dual Channel OC-3/ STM1-E/ E4 LIU
78P2352-IGT/F 功能描述:接口 - 專用 Dual Ch OC-3/STM1-1e/E4 LIU RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:BGA-59
78P2352-IGTR 功能描述:接口 - 專用 Dual Ch OC-3/STM1-1e/E4 LIU RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:BGA-59
78P2352-IGTR/F 功能描述:接口 - 專用 Dual Ch OC-3/STM1-1e/E4 LIU RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:BGA-59
78P236-IP 制造商:SSI 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*