參數(shù)資料
型號： 78Q8430-100IGT/F
廠商： Maxim Integrated Products
文件頁數(shù)： 22/88頁
文件大小： 0K
描述： IC LAN MEDIA ACCESS CTLR 100LQFP
產(chǎn)品培訓模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝： 90
控制器類型： 以太網(wǎng)控制器，MAC/PHY
電源電壓： 3.3V
電流 - 電源： 230mA
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 100-LQFP
供應商設備封裝： 100-LQFP（14x14）
包裝： 托盤
DS_8430_001
78Q8430 Data Sheet
Rev. 1.2
29
If small packets are a problem, then the Mode setting of 10b can be used. In this mode, the QDR bit for
the QUE is set only when there is an EOF in the QUE, or in other words, the QUE contains at least one
entire frame. In this mode, TX FIFO under-runs are not possible since the QUE will not begin to transmit
until it contains the entire frame. The draw-back to this mode is with very large frames. If a frame is too
large to fit into the QUE all at one time then it will never begin transmitting and the QUE will be stalled.
If both small and large packets are to be handled then a Mode setting of 11b should be used. In this
mode, the QDR bit for the QUE is set anytime there is an EOF in the QUE or the number of BLOCKs in
the QUE is above the threshold. In this way, large packets can preload a fixed number of BLOCKs while
small packets are guaranteed to transmit.
To facilitate the handling of very large packets by a fast host, an interrupt that is tied to the QSR
Threshold is provided. To make use of this, the host sets the Threshold field based on the interrupt
latency. The host then preloads the QUE with some number of BLOCKs. As soon as the total number of
blocks left in the QUE falls below the Threshold, an interrupt is generated. In response to the interrupt
the host writes more data to the QUE to put the number back above the threshold. The host can then go
on to other tasks until the next interrupt. This cycle is repeated until the frame is completed.
6.3.3
DMA Slave Mode Access
Reading or writing large amounts of data into and out of a single QUE involves accessing the same RDR
or TDR register repeatedly. A DMA Slave Mode is implemented to facilitate this activity and reduce
overhead on the host side. While in DMA Slave Mode, the address bus on the host interface is ignored
and all access is assumed to be to the programmed address until DMA mode is terminated. In this way
the host can use a DMA engine or block transfer facility to write or read QUE data without regard to the
addresses generated.
DMA Slave Mode is controlled by the DMA Register (DMA) at address 0x100.
To read data from a QUE using DMA Slave Mode, the host writes the address of the RDR for the desired
QUE into bits nine through zero and sets bit 17, the Read Mode bit, in the DMA register at address
0x100. The host then starts the DMA transfer and all read access to the host interface will go to the
programmed RDR address. When the DMA transfer is complete, the DMA Mode is terminated by writing
a zero to bit 17 of the DMA Register (DMA).
To write data to a QUE using DMA Slave Mode, the host writes the address of the TDR for the desired
QUE into bits nine through zero and sets bit 16, the Write Mode bit, in the DMA Register. The host then
starts the DMA transfer and all write access to the host interface will go to the programmed TDR address.
When the DMA transfer is complete, reading the cleared Write Mode bit from the DMA Register
terminates the DMA Mode.
DMA Slave Mode does not have any effect on other operations of the interface such that, for example,
the ENDIAN settings, STDR settings, etc. are all in effect during a DMA Mode transfer. During a DMA
mode transfer, the actual register address of the host bus access is ignored. This means that using DMA
Slave Mode to transfer data out of order is not supported. Data words must always be written to a
transmit QUE in the desired transmit order and are always read from a receive QUE in received order.
6.4
Snoop Mode Access
The Snoop Interface provides a means by which QUE data can be inspected and modified in situ, leaving
the state of the QUE unchanged. The Snoop Interface works by presenting the contents of a specific
BLOCK of QUE memory at the SNOOP address space 0x300-0x3FF. The Snoop Control Register
(SNCR) is used to set which BLOCK of QUE memory is mapped into the SNOOP address space.
For example, an application that wishes to inspect or modify the contents of the first frame in the receive
QUE, QUE0, first reads the value of the FIRST BLOCK in QUE0 from its QFLR Register (QFLR). The
pointer to the FIRST BLOCK in QUE0 is then written to the SNCR register. Now that the SNCR Register
has programmed the SNOOP interface to point to the FIRST BLOCK for QUE0, accessing registers in the
address space from 0x300 to 0x3FF will be directly accessing the data for the first frame contained in
QUE0.
相關(guān)PDF資料
PDF描述
A1020B-1CQ84C IC FPGA 2K GATES 84-CQFP COM
A1225A-1PQ100C IC FPGA 2500 GATES 100-PQFP COM
A1440A-1VQG100I IC FPGA 4K GATES 100-VQFP
A3P1000-1FGG484T IC FPGA 1KB FLASH 1M 484-FBGA
A3PE1500-PQG208 IC FPGA 444I/O 208PQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
78Q8430-100IGTR/F 功能描述:以太網(wǎng) IC 10/100 Ethernet MAC & PHY RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
78Q8430-128CGT/F 制造商:Maxim Integrated Products 功能描述:Ethernet ICs 10/100 Ethernet MAC & PHY
78Q8430-128CGTR/F 制造商:Maxim Integrated Products 功能描述:Ethernet ICs 10/100 Ethernet MAC & PHY
78Q8430-ARM9-EVM 功能描述:EVALUATION MODULE 78Q8430 ARM9 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
78Q8430EBST#DB 功能描述:以太網(wǎng)開發(fā)工具 3-in-1 Silicon Delay Line RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*