參數(shù)資料
型號(hào)： 79RC32334-150BB
廠商： Integrated Device Technology, Inc.
英文描述： IDT Interprise Integrated Communications Processor
中文描述： IDT的洽談會(huì)集成通信處理器
文件頁(yè)數(shù)： 1/30頁(yè)
文件大?。?/td> 467K
代理商： 79RC32334-150BB
1 of 30
August 31, 2004
2004 Integrated Device Technology, Inc.
DSC 5701
IDT and the IDT logo are trademarks of Integrated Device Technology, Inc.
Features
◆
RC32300 32-bit Microprocessor
–
Up to 150 MHz operation
–
Enhanced MIPS-II Instruction Set Architecture (ISA)
–
Cache prefetch instruction
–
Conditional move instruction
–
DSP instructions
–
Supports big or little endian operation
–
MMU with 32 page TLB
–
8kB Instruction Cache, 2-way set associative
–
2kB Data Cache, 2-way set associative
–
Cache locking per line
–
Programmable on a page basis to implement a write-through
no write allocate, write-through write allocate, or write-back
algorithms for cache management
–
Compatible with a wide variety of operating systems
◆
Local Bus Interface
–
Up to 75 MHz operation
–
26-bit address bus
–
32-bit data bus
–
Direct control of local memory and peripherals
–
Programmable system watch-dog timers
–
Big or little endian support
◆
Interrupt Controller simplifies exception management
◆
Four general purpose 32-bit timer/counters
◆
Programmable I/O (PIO)
–
Input/Output/Interrupt source
–
Individually programmable
◆
SDRAM Controller (32-bit memory only)
–
4 banks, non-interleaved
–
Up to 512MB total SDRAM memory supported
–
Implements full, direct control of discrete, SODIMM, or DIMM
memories
–
Supports 16Mb through 512Mb SDRAM device depths
–
Automatic refresh generation
◆
Serial Peripheral Interface (SPI) master mode interface
◆
UART Interface
–
Two 16550 compatible UARTs
–
Baud rate support up to 1.5 Mb/s
–
Modem control signals available on one channel
◆
Memory & Peripheral Controller
–
6 banks, up to 64MB per bank
–
Supports 8-,16-, and 32-bit interfaces
–
Supports Flash ROM, SRAM, dual-port memory, and
peripheral devices
–
Supports external wait-state generation
–
8-bit boot PROM support
–
Flexible I/O timing protocols
Block Diagram
Figure 1 RC32334 Block Diagram
Note:
This data sheet does not apply to revision Z silicon. Contact your IDT sales representative for information on revision Z.
Local
Memory/IO
Control
Interrupt Contro
l
DMA Control
Dual UART
32-bit Timers
SPI Control
Programmable I/O
PCI Bridge
IDT
Peripheral
Bus
RISCore32300
Enhanced MIPS-II ISA
Integer CPU
RC5000
Compatible
CP0
32-page
TLB
EJTAG
In-Circuit Emulator Interface
2kB
2-set, Lockable
Data Cache
8kB
2-set
Lockable
Instr. Cache
IPBus
Bridge
SDRAM
Control
79RC32334—Rev. Y
IDT
TM
Interprise
TM
Integrated
Communications Processor
相關(guān)PDF資料
PDF描述
79RC32351 IDT Interprise Integrated Communications Processor
79RC32351-100DH IDT Interprise Integrated Communications Processor
79RC32351-133DH IDT Interprise Integrated Communications Processor
79RC32355-133DH Communications Processor
79RC32355-133DHI Communications Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
79RC32334-150BBG 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:IDT Interprise Integrated Communications Processor
79RC32334-150BBGI 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:IDT Interprise Integrated Communications Processor
79RC32334-150BBI 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:IDT Interprise Integrated Communications Processor
79RC32351 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:IDT Interprise Integrated Communications Processor
79RC32351-100DH 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:IDT Interprise Integrated Communications Processor
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*