IDT RC32438 Device Overview
Pin Description
79RC32438 User Reference Manual
1 - 14
November 4, 2002
Notes
PCILOCKN
I/O
PCI Lock
. This signal is asserted by an external bus master to indicate that an
exclusive operation is occurring.
PCIPAR
I/O
PCI Parity
. Even parity of the PCIAD[31:0] bus. Driven by the bus master during
address and write Data phases. Driven by the bus target during the read data
phase.
PCIPERRN
I/O
PCI Parity Error
. This signal is asserted by the receiving bus agent 2 clocks
after the data is received if a parity error was detected.
PCIREQN[3:0]
I/O
PCI Bus Request.
In PCI host mode with internal arbiter:
These signals are inputs whose assertion indicates to the internal RC32438
arbiter that an agent desires ownership of the PCI bus.
In PCI host mode with external arbiter:
PCIREQN[0]: asserted by the RC32438 to request ownership of the PCI bus.
PCIREQN[3:1]: unused and driven low.
In PCI satellite mode:
PCIREQN[0]: this signal is asserted by the RC32438 to request use of the PCI
bus.
PCIREQN[1]: PCIIDSELP and is used as a chip select during configuration read
and write transactions.
PCIREQN[3:2]: unused and driven low.
Note
: When the GPIO register is programmed in the alternate function mode for
bits GPIO [24] and [27], these bits become PCIREQN [4] and [5] respectively.
PCIRSTN
I/O
PCI Reset
. In host mode this signal is asserted by the RC32438 to generate a
PCI reset. In satellite mode, assertion of this signal initiates a warm reset.
PCISERRN
I/O
PCI System Error
. This signal is driven by an agent to indicate an address par-
ity error, data parity error during a special cycle command, or any other system
error. Requires an external pull-up.
PCISTOPN
I/O
PCI Stop
. Driven by the bus target to terminate the current bus transaction for
example to indicate a retry.
PCITRDYN
I/O
PCI Target Ready
. Driven by the bus target to indicate that the current datum
can complete.
General Purpose Input/Output
GPIO[0]
I/O
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: U0SOUT
Alternate function: UART channel 0 serial output
GPIO[1]
I/O
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: U0SINP
Alternate function: UART channel 0 serial input
GPIO[2]
I/O
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: U0RIN
Alternate function: UART channel 0 ring indicator
Signal
Type
Name/Description
Table 1.1 Pin Description (Part 4 of 9)