- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378210 > 80960CF-25 (Intel Corp.) 32-Bit High-Performance Superscalar Embedded Microprocessor(32位高性能超標(biāo)量嵌入式微處理器) PDF資料下載
參數(shù)資料
| 型號： | 80960CF-25 |
| 廠商： | Intel Corp. |
| 英文描述： | 32-Bit High-Performance Superscalar Embedded Microprocessor(32位高性能超標(biāo)量嵌入式微處理器) |
| 中文描述： | 32位高性能嵌入式微處理器超標(biāo)量（32位高性能超標(biāo)量嵌入式微處理器） |
| 文件頁數(shù)： | 9/77頁 |
| 文件大?。?/td> | 927K |
| 代理商： | 80960CF-25 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁
A
80960CF-40, -33, -25, -16
PRELIMINARY
3
The processor also integrates four complete data-
chaining DMA channels and a high-speed interrupt
controller on-chip. DMA channels perform single-
cycle or two-cycle transfers, data packing and
unpacking and data chaining. Block transfers — in
addition to source or destination synchronized trans-
fers — are supported.
The interrupt controller provides full programmability
of 248 interrupt sources into 32 priority levels with a
typical interrupt task switch (latency) time of 625 ns.
2.1
The 80960C-Series Core
The C-Series core is a very high performance
microarchitectural implementation of the 80960 Core
Architecture. This core can sustain execution of two
instructions per clock (80 MIPS at 40 MHz). To
achieve this level of performance, Intel has incorpo-
rated state-of-the-art silicon technology and innova-
tive microarchitectural constructs into the C-Series
core implementation. Factors that contribute to the
core’s performance include:
Parallel instruction decoding allows issuance of up
to three instructions per clock
Single-clock execution of most instructions
Parallel instruction decode allows sustained,
simultaneous execution of two single-clock instruc-
tions every clock cycle
Efficient instruction pipeline minimizes pipeline
break losses
Register and resource scoreboarding allow simul-
taneous multi-clock instruction execution
Branch look-ahead and prediction allows many
branches to execute with no pipeline break
Local Register Cache integrated on-chip caches
Call/Return context
Two-way set associative, 4 Kbyte integrated
instruction cache
1 Kbyte integrated Data RAM sustains a four-word
(128-bit) access every clock cycle
Direct mapped, 1 Kbyte data cache, write through,
write allocate
2.2
Pipelined, Burst Bus
A 32-bit high performance bus controller interfaces
the 80960CF to external memory and peripherals.
The Bus Control Unit features a maximum transfer
rate of 160 Mbytes per second (at 40 MHz). Inter-
nally programmable wait states and 16 separately
configurable memory regions allow the processor to
interface with a variety of memory subsystems with a
minimum of system complexity and a maximum of
performance. The Bus Control Unit’s main features
include:
Demultiplexed, burst bus to exploit most efficient
DRAM access modes
Address pipelining to reduce memory cost while
maintaining performance
32-, 16- and 8-bit modes for I/O interfacing ease
Full internal wait state generation to reduce system
cost
Little and Big Endian support to ease application
development
Unaligned access support for code portability
Three-deep request queue to decouple the bus
from the core
2.3
Instruction Set Summary
Table 1 summarizes the 80960CF instruction set by
logical groupings. See the i960
Cx Microprocessor
User’s Manual (270710) for a complete description
of the instruction set.
2.4
Flexible DMA Controller
A four-channel DMA controller provides high speed
DMA control for data transfers involving peripherals
and memory. The DMA provides advanced features
such as data chaining, byte assembly and disas-
sembly and a high performance fly-by mode capable
of transfer speeds of up to 71 Mbytes per second at
40 MHz. The DMA controller features a performance
and flexibility which is only possible by integrating
the DMA controller and the 80960CF core.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 80960CF-33 | 32-Bit High-Performance Superscalar Embedded Microprocessor(32位高性能超標(biāo)量嵌入式微處理器) |
| 80960CF-40 | 32-Bit High-Performance Superscalar Embedded Microprocessor(32位高性能超標(biāo)量嵌入式微處理器) |
| 80960CF | 32-Bit High-Performance Superscalar Processor(32位高性能超標(biāo)量處理器) |
| 80960JD | EMBEDDED 32-BIT MICROPROCESSOR |
| 80960JT | EMBEDDED 32-BIT MICROPROCESSOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 80960CF-30 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:SPECIAL ENVIRONMENT 80960CF-30, -25, -16 32-BIT HIGH-PERFORMANCE SUPERSCALAR PROCESSOR |
| 80960CF-33 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:80960CF-40, -33, -25, -16 32-BIT HIGH-PERFORMANCE SUPERSCALAR EMBEDDED MICROPROCESSOR |
| 80960CF-40 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:80960CF-40, -33, -25, -16 32-BIT HIGH-PERFORMANCE SUPERSCALAR EMBEDDED MICROPROCESSOR |
| 80960HA | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:80960HA/HD/HT 32-Bit High-Performance Superscalar Processor |
| 80960HD | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:80960HA/HD/HT 32-Bit High-Performance Superscalar Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。