2010-2012 Peregrine Semiconductor Corp. All rights reserved. Document No. 70-0137-0" />
參數(shù)資料
型號: 83336-22
廠商: Peregrine Semiconductor
文件頁數(shù): 7/12頁
文件大?。?/td> 0K
描述: IC PLL INTEGER-N 3GHZ 44CQFJ
標(biāo)準(zhǔn)包裝: 500
系列: UltraCMOS™
類型: 時鐘緩沖器/驅(qū)動器,多路復(fù)用器
PLL:
主要目的: 軍事應(yīng)用
輸入: 時鐘
輸出: 時鐘
電路數(shù): 1
比率 - 輸入:輸出: 1:1
差分 - 輸入:輸出: 是/無
頻率 - 最大: 3GHz
電源電壓: 2.85 V ~ 3.15 V
工作溫度: -55°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 44-CLCC 裸露焊盤
供應(yīng)商設(shè)備封裝: 44-CQFJ(16.51x16.51)
包裝: 帶卷 (TR)
其它名稱: PE83336
Product Specification
PE83336
Page 4 of 12
2010-2012 Peregrine Semiconductor Corp. All rights reserved.
Document No. 70-0137-05 │ UltraCMOS RFIC Solutions
Table 1. Pin Descriptions (continued)
Note 1: All VDD pins are connected by diodes and must be supplied with the same positive voltage level.
VDD-fp and VDD-fp are used to power the fp and fc outputs and can alternatively be left floating or connected to GND to disable the fp and
fc outputs.
Note 2: All digital input pins have 70 k
Ω pull-down resistors to ground.
30
fp
ALL
Output
Monitor pin for main divider output. Switching activity can be disabled through enhancement
register programming or by floating or grounding VDD pin 31.
31
VDD-fp
ALL
(Note 1)
VDD for fp. Can be left floating or connected to GND to disable the fp output.
32
Dout
Serial,
Parallel
Output
Data Out. The MSEL signal and the raw prescaler output are available on Dout through
enhancement register programming.
33
VDD
ALL
(Note 1)
Same as pin 1.
34
Cext
ALL
Output
Logical “NAND” of PD_
U and PD_D terminated through an on chip, 2 kΩ series resistor.
Connecting Cext to an external capacitor will low pass filter the input to the inverting amplifier
used for driving LD.
35
VDD
ALL
(Note 1)
Same as pin 1.
36
PD_
D
ALL
Output
PD_
D is pulse down when fp leads fc.
37
PD_
U
ALL
PD_
U is pulse down when fc leads fp.
38
VDD-fc
ALL
(Note 1)
VDD for fc can be left floating or connected to GND to disable the fc output.
39
fc
ALL
Output
Monitor pin for reference divider output. Switching activity can be disabled through
enhancement register programming or by floating or grounding VDD pin 38.
40
GND
ALL
Ground.
41
GND
ALL
Ground.
42
fr
ALL
Input
Reference frequency input.
43
LD
ALL
Output
Lock detect and open drain logical inversion of CEXT. When the loop is in lock, LD is high
impedance, otherwise LD is a logic low (“0”).
44
Enh
Serial,
Parallel
Input
Enhancement mode. When asserted low (“0”), enhancement register bits are functional.
N/A
NC
ALL
No connection.
Pin No.
(44-lead
CQFJ)
Pin
Name
Interface
Mode
Type
Description
Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
相關(guān)PDF資料
PDF描述
8N3Q001EG-105LCDI8 IC CLCK OSC QUAD FREQUENCY 5X7
8N3QV01EG-0109CDI8 IC VCXO LVPECL QD FREQUENCY 5X7
ABFT-40.000MHZ-T2 FREQ TRANSLATOR JITTER ATTEN
ABMX0127SC IC OSC 27MHZ 3.3V SMD
ACS8944T IC JITTER ATT MULT PLL 48-QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
83336E 009100 功能描述:多芯電纜 18AWG 3C SHIELD 100ft SPOOL WHITE RoHS:否 制造商:Alpha Wire 導(dǎo)體數(shù)量:3 線規(guī) - 美國線規(guī)(AWG):16 絞合:19 x 29 屏蔽:Shielded 長度:100 ft 電壓額定值:600 V 外殼材料:Polytetrafluoroethylene (PTFE) 絕緣材料:Polytetrafluoroethylene (PTFE) 類型:Communication and Control
83336E 0091000 功能描述:多芯電纜 18AWG 3C SHIELD 1000ft SPOOL WHITE RoHS:否 制造商:Alpha Wire 導(dǎo)體數(shù)量:3 線規(guī) - 美國線規(guī)(AWG):16 絞合:19 x 29 屏蔽:Shielded 長度:100 ft 電壓額定值:600 V 外殼材料:Polytetrafluoroethylene (PTFE) 絕緣材料:Polytetrafluoroethylene (PTFE) 類型:Communication and Control
83336E 009500 功能描述:多芯電纜 18AWG 3C SHIELD 500ft SPOOL WHITE RoHS:否 制造商:Alpha Wire 導(dǎo)體數(shù)量:3 線規(guī) - 美國線規(guī)(AWG):16 絞合:19 x 29 屏蔽:Shielded 長度:100 ft 電壓額定值:600 V 外殼材料:Polytetrafluoroethylene (PTFE) 絕緣材料:Polytetrafluoroethylene (PTFE) 類型:Communication and Control
83336E-009-100 制造商:Belden Inc 功能描述:
83336E-009-500 制造商:Belden Inc 功能描述: