- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄208948 > 873996AYLF (INTEGRATED DEVICE TECHNOLOGY INC) 873996 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 PDF資料下載
參數(shù)資料
| 型號： | 873996AYLF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 873996 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 |
| 封裝： | 7 X 7 MM, 1 MM HEIGHT, ROHS COMPLIANT, MS-026ABC-HD, TQFP-48 |
| 文件頁數(shù)： | 3/21頁 |
| 文件大?。?/td> | 352K |
| 代理商： | 873996AYLF |
IDT / ICS 3.3V LVPECL ZERO DELAY/MULTIPLIER/DIVIDER
11
ICS873996AY REV. A FEBRUARY 19, 2008
ICS873996
DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY/MULTIPLIER/DIVIDER
Figure 2 shows how the differential input can be wired to accept
single ended levels. The reference voltage V_REF = V
CC
/2 is
generated by the bias resistors R1, R2 and C1. This bias circuit
should be located as close as possible to the input pin. The ratio
FIGURE 2. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT
WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS
of R1 and R2 might need to be adjusted to position the V_REF in
the center of the input voltage swing. For example, if the input
clock swing is only 2.5V and V
CC
= 3.3V, V_REF should be 1.25V
and R2/R1 = 0.609.
V_REF
R1
1K
C1
0.1u
R2
1K
Single Ended Clock Input
CLKx
nCLKx
VCC
As in any high speed analog circuitry, the power supply pins are
vulnerable to random noise. To achieve optimum jitter perfor-
mance, power supply isolation is required. The ICS873996
provides separate power supplies to isolate any high switching
noise from the outputs to the internal PLL. V
CC, VCCA and
V
CCOx
should be individually connected to the power supply plane
through vias, and 0.01F bypass capacitors should be used for
each pin.
Figure 1 illustrates this for a generic V
CC pin and also
shows that V
CCA requires
that an additional 10
Ω resistor
along with a 10F bypass capacitor be connected to the V
CCA pin.
FIGURE 1. POWER SUPPLY FILTERING
10
Ω
V
CCA
10
μF
.01
μF
3.3V
.01
μF
V
CC
POWER SUPPLY FILTERING TECHNIQUES
相關PDF資料 |
PDF描述 |
|---|---|
| 873034AGLFT | 873034 SERIES, LOW SKEW CLOCK DRIVER, 3 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| 8741004AGLF | 8741004 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| 800-033-BDHL8ZNU6-7PX-72 | INTERCONNECTION DEVICE |
| 800-033-CAKL2ZNU6-7NX-72 | INTERCONNECTION DEVICE |
| 800-033-CAKL2ZNU7-10NY-72 | INTERCONNECTION DEVICE |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 873996AYLFT | 功能描述:時鐘發(fā)生器及支持產品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| 873996AYT | 制造商:Integrated Device Technology Inc 功能描述:Zero Delay PLL Clock Multiplier Single 48-Pin TQFP EP T/R 制造商:Integrated Device Technology Inc 功能描述:873996AYT - Tape and Reel |
| 873D | 制造商:Datak Corporation 功能描述: |
| 873DB | 制造商:Datak Corporation 功能描述:Conn TNC M 50Ohm Crimp ST Cable Mount Nickel Bulk |
| 873DPO-G1 | 制造商:Edwards Signaling & Security Systems 功能描述:HORN 24VDC DOUBLE PROJECTOR |
發(fā)布緊急采購，3分鐘左右您將得到回復。