- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24630 > 930105001 (ATMEL CORP) 8K X 16 DUAL-PORT SRAM, 30 ns, QFP84 PDF資料下載
參數(shù)資料
| 型號： | 930105001 |
| 廠商： | ATMEL CORP |
| 元件分類： | SRAM |
| 英文描述： | 8K X 16 DUAL-PORT SRAM, 30 ns, QFP84 |
| 封裝： | 1.150 X 1.150 INCH, MQFP-84 |
| 文件頁數(shù)： | 2/8頁 |
| 文件大?。?/td> | 686K |
| 代理商： | 930105001 |
December 1990
2
Philips Semiconductors
Product specication
8-bit serial-in/parallel-out shift register
74HC/HCT164
FEATURES
Gated serial data inputs
Asynchronous master reset
Output capability: standard
ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT164 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT164 are 8-bit edge-triggered shift registers
with serial data entry and an output from each of the eight
stages.
Data is entered serially through one of two inputs (Dsa or
Dsb); either input can be used as an active HIGH enable for
data entry through the other input.
Both inputs must be connected together or an unused
input must be tied HIGH.
Data shifts one place to the right on each LOW-to-HIGH
transition of the clock (CP) input and enters into Q0, which
is the logical AND of the two data inputs (Dsa,Dsb) that
existed one set-up time prior to the rising clock edge.
A LOW level on the master reset (MR) input overrides all
other inputs and clears the register asynchronously,
forcing all outputs LOW.
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns
Notes
1. CPD is used to determine the dynamic power dissipation (PD in W):
PD = CPD × VCC2 × fi +∑ (CL × VCC2 × fo) where:
fi = input frequency in MHz
fo = output frequency in MHz
∑ (CL × VCC2 × fo) = sum of outputs
CL = output load capacitance in pF
VCC = supply voltage in V
2. For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC 1.5 V
ORDERING INFORMATION
See
“74HC/HCT/HCU/HCMOS Logic Package Information”.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
HC
HCT
tPHL/ tPLH
propagation delay
CP to Qn
MR to Qn
CL = 15 pF; VCC = 5 V
12
11
14
16
ns
fmax
maximum clock frequency
78
61
MHz
CI
input capacitance
3.5
pF
CPD
power dissipation capacitance per
package
notes 1 and 2
40
pF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 930105002 | 8K X 16 DUAL-PORT SRAM, 45 ns, QFP84 |
| 930105201 | 512K X 8 STANDARD SRAM, 17 ns, DFP36 |
| 9301DC | 93 SERIES, DECIMAL DECODER/DRIVER, INVERTED OUTPUT, CDIP16 |
| 9301PC | 93 SERIES, DECIMAL DECODER/DRIVER, INVERTED OUTPUT, PDIP16 |
| 9301DM | 93 SERIES, DECIMAL DECODER/DRIVER, INVERTED OUTPUT, CDIP16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9301-05-10 | 制造商:RHOPOINT 制造商全稱:RHOPOINT COMPONENTS 功能描述:Surface Mount Reed Relays |
| 9301-05-20 | 功能描述:簧片繼電器 REED RELAY SIP SPST 5V W/SHIELD RoHS:否 制造商:MEDER electronic (Standex) 觸點(diǎn)形式:1 Form A (SPST-NO) 線圈電壓:5 VDC 最大開關(guān)功率:100 W 最大開關(guān)電流:1 A 線圈抑制二極管:No 線圈電阻:220 Ohms 端接類型: |
| 930105201 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Rad Hard 512K x 8 5V Tolerant Very Low Power CMOS SRAM |
| 930105202 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Rad Hard 512K x 8 Very Low Power CMOS SRAM |
| 9301-05-30 | 制造商:COTO 制造商全稱:COTO 功能描述:Series/Surface Mount Reed Relays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。