- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24631 > 930400802 (ATMEL CORP) FPGA, 2304 CLBS, 40000 GATES, PQFP256 PDF資料下載
參數(shù)資料
| 型號： | 930400802 |
| 廠商： | ATMEL CORP |
| 元件分類： | FPGA |
| 英文描述： | FPGA, 2304 CLBS, 40000 GATES, PQFP256 |
| 封裝： | MQFPF-256 |
| 文件頁數(shù)： | 20/43頁 |
| 文件大?。?/td> | 673K |
| 代理商： | 930400802 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
27
AT40KEL040
4155H–AERO–02/06
AC Timing
Characteristics
Clocks and Reset Input buffers are measured from a V
IH of 1.5V at the input pad to the internal VIH of 50% of VCC.
Maximum times for clock input buffers and internal drivers are measured for rising edge delays only.
Notes:
1. CMOS buffer delays are measured from a V
IH of 1/2 VCC at the pad to the internal VIH at A. The input buffer load is constant.
2. Buffer delay is to a pad voltage of 1.5V with one output switching.
3. Parameter based on characterization and simulation; not tested in production.
4. Exact power calculation is available in Atmel FPGA Designer software.
Cell Function
Parameter
Path
Value
Units
Notes
Global Clocks and Set/Reset
GCK Input buffer
t
PD (max)
pad -> clock
3.3
ns
rising edge clock
FCK Input buffer
t
PD (max)
pad -> clock
1.9
ns
rising edge clock
Clock column driver
t
PD (max)
clock -> colclk
1.7
ns
rising edge clock
Clock sector driver
t
PD (max)
colclk -> secclk
0.8
ns
rising edge clock
GSRN Input buffer
t
PD (max)
colclk -> secclk
10.3
ns
Global clock to output
t
PD (max)
clock pad -> out
21.3
ns
rising edge clock
fully loaded clock tree
rising edge DFF
20 mA output buffer
50 pf pin load
Fast clock to output
t
PD (max)
clock pad -> out
19.9
ns
rising edge clock
fully loaded clock tree
rising edge DFF
20 mA output buffer
50 pf pin load
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 9305DMQB | 93 SERIES, ASYN POSITIVE EDGE TRIGGERED 4-BIT BINARY COUNTER, CDIP14 |
| 9308DMQB | 93 SERIES, DUAL LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, CDIP24 |
| 9308FMQB | 93 SERIES, DUAL LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, CDFP24 |
| 9309-00 | PRESCALER, UUC |
| 9309-01 | PRESCALER, CDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9304-01 | 制造商:PEREGRINE 制造商全稱:PEREGRINE 功能描述:1- 7 GHz Low Power CMOS Divide-by-2 Prescaler |
| 93-0404-R | 制造商:International Rectifier 功能描述:1063-2276-001 - Bulk |
| 930404X | 功能描述:LAMP HOLDER 制造商:visual communications company - vcc 系列:* 零件狀態(tài):有效 標(biāo)準(zhǔn)包裝:250 |
| 930404X710RN | 制造商:Lighting Components & Design Inc 功能描述:Lampholder; Bayonet; 3 W; Brass (Housing); 6 in. Length, 22 AWG; Solder Lug |
| 930404X724AN | 功能描述:PMI ROUND .660" INC 250V TAB AMB 制造商:visual communications company - vcc 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:100 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。