參數(shù)資料
型號(hào): 935007640602
廠商: NXP SEMICONDUCTORS
元件分類: 鎖存器
英文描述: F/FAST SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14
封裝: 0.300 INCH, PLASTIC, MO-001AA, SOT-27-1, DIP-14
文件頁(yè)數(shù): 6/12頁(yè)
文件大?。?/td> 100K
代理商: 935007640602
Philips Semiconductors
Product specification
74F50728
Synchronizing cascaded dual positive
edge-triggered D-type flip-flop
September 14, 1990
3
PIN CONFIGURATION
14
13
12
11
10
9
8
7
6
5
4
3
2
1
GND
VCC
SD1
Q1
CP1
RD1
D1
RD0
D0
Q0
CP0
SD0
Q0
SF00605
LOGIC SYMBOL
D1
D0
Q0 Q0 Q1 Q1
56
98
212
VCC = Pin 14
GND = Pin 7
CP0
SD0
RD0
CP1
SD1
RD1
3
4
1
11
10
13
SF00606
IEC/IEEE SYMBOL
3
6
9
8
&
S
C1
1D
R
S
C2
2D
R
SF00607
4
3
2
1
10
11
12
13
LOGIC DIAGRAM
DQ
Q
CP
DQ
Q
CP
Qn
Q n
CPn
5, 9
6, 8
4, 10
2, 12
3, 11
1, 13
Vcc = Pin 14
GND = Pin 7
SDn
SF00608
Dn
RDn
NOTE: Data entering the flip–flop requires two clock cycles to
arrive at the output.
SYNCHRONIZING SOLUTIONS
Synchronizing incoming signals to a system clock has proven to be
costly, either in terms of time delays or hardware. The reason for this
is that in order to synchronize the signals a flip–flop must be used to
”capture” the incoming signal. While this is perhaps the only way to
synchronize a signal, to this point, there have been problems with
this method. Whenever the flop’s setup or hold times are violated
the flop can enter a metastable state causing the outputs in turn to
glitch, oscillate, enter an intermediate state or change state in some
abnormal fashion. Any of these conditions could be responsible for
causing a system crash. To minimize this risk, flip–flops are often
cascaded so that the input signal is captured on the first clock pulse
and released on the second clock pulse (see Fig.1). This gives the
first flop about one clock period minus the flop delay and minus the
second flop’s clock–to–Q setup time to resolve any metastable
condition. This method greatly reduces the probability of the outputs
of the synchronizing device displaying an abnormal state but the
trade-off is that one clock cycle is lost to synchronize the incoming
data and two separate flip–flops are required to produce the
cascaded flop circuit. In order to assist the designer of synchronizing
circuits Philips Semiconductors is offering the 74F50728.
D
Q
CP
DQ
Q
CP
Q OUTPUT
DATA
CLOCK
SF00609
Figure 1.
The 50728 consists of two pair of cascaded D–type flip–flops with
metastable immune features and is pin compatible with the 74F74.
Because the flops are cascaded on a single part the metastability
相關(guān)PDF資料
PDF描述
935085450118 F/FAST SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14
0672.600 Circular Connector; Body Material:Aluminum; Series:PT06; No. of Contacts:61; Connector Shell Size:24; Connecting Termination:Solder; Circular Shell Style:Straight Plug; Circular Contact Gender:Pin; Insert Arrangement:24-61
935085520518 MB SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PQFP52
935085830112 F/FAST SERIES, 13-INPUT NAND GATE, PDIP16
933896240602 F/FAST SERIES, 13-INPUT NAND GATE, PDSO16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9350-1R1 制造商:Johanson Manufacturing 功能描述:VARIABLE CAPACITOR
9350216 功能描述:工業(yè)壓力 / 力傳感器 SST PRESS TRANSDUCER RoHS:否 制造商:Honeywell 工作壓力:0 bar to 25 bar 壓力類型:Sealed Gauge 準(zhǔn)確性:0.25 % 輸出類型: 安裝風(fēng)格:Screw 工作電源電壓:8 V to 30 V 輸出電壓:8 V to 30 V 封裝:
9350219 制造商:Honeywell / Clarostat 功能描述:SST PRESSURE TRANSDUCERS 制造商:Honeywell Sensing and Control 功能描述:SST PRESSURE TRANSDUCERS 制造商:Honeywell Sensing and Control 功能描述:9350219 SST PRESSURE TRANSDUCERS
9350220 功能描述:工業(yè)壓力 / 力傳感器 SST PRESS TRANSDUCER RoHS:否 制造商:Honeywell 工作壓力:0 bar to 25 bar 壓力類型:Sealed Gauge 準(zhǔn)確性:0.25 % 輸出類型: 安裝風(fēng)格:Screw 工作電源電壓:8 V to 30 V 輸出電壓:8 V to 30 V 封裝:
9350221 功能描述:工業(yè)壓力 / 力傳感器 SST PRESS TRANSDUCER RoHS:否 制造商:Honeywell 工作壓力:0 bar to 25 bar 壓力類型:Sealed Gauge 準(zhǔn)確性:0.25 % 輸出類型: 安裝風(fēng)格:Screw 工作電源電壓:8 V to 30 V 輸出電壓:8 V to 30 V 封裝: