參數(shù)資料
型號(hào): 935085450112
廠商: NXP SEMICONDUCTORS
元件分類: 鎖存器
英文描述: F/FAST SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14
封裝: 3.90 MM, PLASTIC, MS-012AB, SOT-108-1, SO-14
文件頁數(shù): 9/12頁
文件大?。?/td> 100K
代理商: 935085450112
Philips Semiconductors
Product specification
74F50728
Synchronizing cascaded dual positive
edge-triggered D-type flip-flop
September 14, 1990
6
DC ELECTRICAL CHARACTERISTICS
(Over recommended operating free-air temperature range unless otherwise noted.)
SYMBOL
PARAMETER
TEST
LIMITS
UNIT
CONDITIONS1
MIN
TYP2
MAX
VOH
High-level output voltage
VCC = MIN, VIH = MIN
IOH = MAX
±10%V
CC
2.5
V
VIL = MAX,
±5%V
CC
2.7
3.4
V
VOL
Low-level output voltage
VCC = MIN, VIL =
MAX,
IOL = MAX
±10%V
CC
0.30
0.50
V
VIH = MIN
±5%V
CC
0.30
0.50
V
VIK
Input clamp voltage
VCC = MIN, II = IIK
-0.73
-1.2
V
II
Input current at maximum input voltage
VCC = MAX, VI = 7.0V
100
A
IIH
High–level input current
VCC = MAX, VI = 2.7V
20
A
IIL
Low–level input current
Dn
VCC = MAX, VI = 0.5V
-250
A
CPn, SDn, RDn
–20
A
IOS
Short–circuit output current3
VCC = MAX, VO = 2.25V
-60
-150
mA
ICC
Supply current4 (total)
VCC = MAX
23
34
mA
NOTES:
1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
2. All typical values are at VCC = 5V, Tamb = 25°C.
3. Not more than one output should be shorted at a time. For testing IOS, the use of high-speed test apparatus and/or sample-and-hold
techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting
of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any
sequence of parameter tests, IOS tests should be performed last.
4. Measure ICC with the clock input grounded and all outputs open, then with Q and Q outputs high in turn.
AC ELECTRICAL CHARACTERISTICS
LIMITS
Tamb = +25°C
Tamb = 0°C to
+70
°C
Tamb = –40°C to +85°C
SYMBOL
PARAMETER
TEST
VCC = +5.0V
VCC = +5.0V ± 10%
UNIT
CONDITION
CL = 50pF,
RL = 500
CL = 50pF,
RL = 500
CL = 50pF,
RL = 500
MIN
TYP
MAX
MIN
MAX
MIN
MAX
fmax
Maximum clock frequency
Waveform 1
100
145
85
70
ns
tPLH
tPHL
Propagation delay
CPn to Qn or Qn
Waveform 1
2.0
3.8
6.0
1.5
2.0
6.5
1.5
2.0
7.5
7.0
ns
tPLH
tPHL
Propagation delay
SDn RDn to Qn or Qn
Waveform 2
3.5
5.0
8.0
3.0
9.0
8.5
3.0
10.5
10.0
ns
tsk(o)
Output skew1, 2
Waveform 4
1.5
ns
NOTES TO AC ELECTRICAL CHARACTERISTICS
1. | tPLH actual –tPHL actual | for any one output compare to any other output where N and M are either LH or HL.
2. Skew lines are valid only under same conditions (temperature, VCC, loading, etc.,).
相關(guān)PDF資料
PDF描述
935007650118 F/FAST SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14
935007640602 F/FAST SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14
935085450118 F/FAST SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14
0672.600 Circular Connector; Body Material:Aluminum; Series:PT06; No. of Contacts:61; Connector Shell Size:24; Connecting Termination:Solder; Circular Shell Style:Straight Plug; Circular Contact Gender:Pin; Insert Arrangement:24-61
935085520518 MB SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PQFP52
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935087-000 制造商:TE Connectivity 功能描述:301A511-51-05/164-0 - Bulk
935087N001 制造商:TE Connectivity 功能描述:301A511-51-05/164-CS7092 制造商:TE Connectivity 功能描述:301A511-51-05/164-CS7092 - Bulk
9350DC-200-0GZZZA 制造商:Siemens 功能描述:
9350DC-200-0ZZZTA 制造商:Siemens 功能描述:
9350DC-200-0ZZZZA 制造商:Siemens 功能描述: