- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24794 > 935238500112 (NXP SEMICONDUCTORS) LVC/LCX/Z SERIES, 16 1-BIT DRIVER, TRUE OUTPUT, PDSO48 PDF資料下載
參數(shù)資料
| 型號： | 935238500112 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 總線收發(fā)器 |
| 英文描述： | LVC/LCX/Z SERIES, 16 1-BIT DRIVER, TRUE OUTPUT, PDSO48 |
| 封裝： | 7.50 MM, PLASTIC, MO-118AA, SOT-370-1, SSOP3-48 |
| 文件頁數(shù)： | 12/15頁 |
| 文件大小： | 168K |
| 代理商： | 935238500112 |
Philips Semiconductors
Product specification
74LVC16374A/
74LVCH16374A
16-bit edge triggered D-type flip-flop with 5 Volt
tolerant inputs/outputs (3-State)
1998 Mar 17
6
DC ELECTRICAL CHARACTERISTICS (Continued)
Over recommended operating conditions voltages are referenced to GND (ground = 0V)
LIMITS
SYMBOL
PARAMETER
TEST CONDITIONS
Temp = -40
°C to +85°C
UNIT
MIN
TYP1
MAX
IBHL
Bus hold LOW sustaining current
VCC = 3.0V; VI = 0.8V2, 3, 4
75
A
IBHH
Bus hold HIGH sustaining current
VCC = 3.0V; VI = 2.0V2, 3, 4
–75
A
IBHLO
Bus hold LOW overdrive current
VCC = 3.6V2, 3, 5
500
A
IBHHO
Bus hold HIGH overdrive current
VCC = 3.6V2, 3, 5
–500
A
NOTES:
1. All typical values are at VCC = 3.3V and Tamb = 25°C.
2. Valid for data inputs of bus hold parts (LVCH16-A) only.
3. For data inputs only, control inputs do not have a bus hold circuit.
4. The specified sustaining current at the data input holds the input below the specified VI level.
5. The specified overdrive current at the data input forces the data input to the opposite logic input state.
6. For bus hold parts, the bus hold circuit is switched off when Vi exceeds VCC allowing 5.5V on the input terminal.
AC CHARACTERISTICS
GND = 0V; tR = tF = 2.5ns; CL = 50pF; RL = 500; Tamb = –40°C to +85°C.
LIMITS
SYMBOL
PARAMETER
WAVEFORM
VCC = 3.3V ±0.3V
VCC = 2.7V
VCC = 1.2V
UNIT
MIN
TYP1
MAX
MIN
MAX
tPHL
tPLH
Propagation delay
CP to Qn
1, 4
1.5
3.8
5.4
1.5
6.4
17
ns
tPZH
tPZL
3-State output enable time
OE to Qn
2, 4
1.5
3.6
5.6
1.5
6.6
20
ns
tPHZ
tPLZ
3-State output disable time
OE to Qn
2, 4
1.5
3.9
5.5
1.5
6.5
12
ns
tW
CP pulse width
HIGH or LOW
1
3.0
1.5
–
3.0
–
ns
tsu
Set-up time Dn to CP
3
2.0
0.3
–
1.9
–
ns
th
Hold time Dn to CP
3
1.5
–0.3
–
1.1
–
ns
fmax
Maximum clock pulse
frequency
1
100
–
80
–
MHz
NOTE:
1. All typical values are at VCC = 3.3V and Tamb = 25°C.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935235190118 | LVC/LCX/Z SERIES, 16 1-BIT DRIVER, TRUE OUTPUT, PDSO48 |
| 935237700112 | LVC/LCX/Z SERIES, 16 1-BIT TRANSCEIVER, TRUE OUTPUT, PDSO48 |
| 935238730118 | LVC/LCX/Z SERIES, 16 1-BIT TRANSCEIVER, TRUE OUTPUT, PDSO48 |
| 935238720112 | LVC/LCX/Z SERIES, 16 1-BIT TRANSCEIVER, TRUE OUTPUT, PDSO48 |
| 935238720118 | LVC/LCX/Z SERIES, 16 1-BIT TRANSCEIVER, TRUE OUTPUT, PDSO48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935241-0001 | 制造商: 功能描述: 制造商:DIGITRAN 功能描述: 制造商:undefined 功能描述: |
| 935241-1 | 制造商:DIGITRAN 功能描述: 制造商:DTRAN 功能描述: |
| 935245650125 | 制造商:NXP Semiconductors 功能描述:Inverter 1-Element CMOS 5-Pin TSSOP T/R |
| 935248-90 | 制造商:JANCO 功能描述:935248-90 |
| 9-3525-012 | 制造商:KEYSTONE 功能描述:MODIFIED 3525,VERSION E |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。