- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄36335 > 935243460551 (NXP SEMICONDUCTORS) COLOR SIGNAL ENCODER, PQFP44 PDF資料下載
參數(shù)資料
| 型號(hào)： | 935243460551 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 顏色信號(hào)轉(zhuǎn)換 |
| 英文描述： | COLOR SIGNAL ENCODER, PQFP44 |
| 封裝： | PLASTIC, SOT-307, QFP-44 |
| 文件頁數(shù)： | 11/35頁 |
| 文件大?。?/td> | 261K |
| 代理商： | 935243460551 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
1997 Jan 06
19
Philips Semiconductors
Preliminary specication
Digital Video Encoder (ConDENC)
SAA7120; SAA7121
Table 25 Logic levels and function of SRCV1
Table 26 Subaddress 6C and 6D
Table 27 Subaddress 6D
Table 28 Subaddress 6E
Table 29 Logic levels and function of PHRES
DATA BYTE
AS OUTPUT
AS INPUT
FUNCTION
SRCV11
SRCV10
0
VS
vertical sync each eld; default after reset
0
1
FS
frame sync (odd/even)
1
0
FSEQ
eld sequence, vertical sync every fourth eld
(PAL = 0) or eighth eld (PAL = 1)
1
not applicable
DATA BYTE
DESCRIPTION
HTRIG
sets the horizontal trigger phase related to signal on RCV1 or RCV2 input
values above 1715 (FISE = 1) or [1727 (FISE = 0)] are not allowed
increasing HTRIG decreases delays of all internally generated timing signals
reference mark: analog output horizontal sync (leading slope) coincides with active edge of RCV used
for triggering at HTRIG = 398H [398H]
DATA BYTE
DESCRIPTION
VTRIG
sets the vertical trigger phase related to signal on RCV1 input
increasing VTRIG decreases delays of all internally generated timing signals, measured in half lines
variation range of VTRIG = 0 to 31 (1FH)
DATA BYTE
LOGIC
LEVEL
DESCRIPTION
SBLBN
0
vertical blanking is dened by programming of FAL and LAL; default after reset
1
vertical blanking is forced in accordance with
“CCIR 624” (50 Hz) or RS170A (60 Hz)
PHRES
selects the phase reset mode of the colour subcarrier generator; see Table 29
FLC
eld length control; see Table 30
DATA BYTE
DESCRIPTION
PHRES1
PHRES0
0
no reset or reset via RTCI from SAA7111 if bit RTCE = 1; default after reset
0
1
reset every two lines
1
0
reset every eight elds
1
reset every four elds
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935243460557 | COLOR SIGNAL ENCODER, PQFP44 |
| 935264425518 | COLOR SIGNAL ENCODER, PQFP44 |
| 935264425551 | COLOR SIGNAL ENCODER, PQFP44 |
| 935264425557 | COLOR SIGNAL ENCODER, PQFP44 |
| 935264426551 | COLOR SIGNAL ENCODER, PQFP44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935245650125 | 制造商:NXP Semiconductors 功能描述:Inverter 1-Element CMOS 5-Pin TSSOP T/R |
| 935248-90 | 制造商:JANCO 功能描述:935248-90 |
| 9-3525-012 | 制造商:KEYSTONE 功能描述:MODIFIED 3525,VERSION E |
| 935252-5 | 制造商:C-H 功能描述:935252-5 |
| 935257650112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY ICSUBS TO 935257650112 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。