- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24797 > 935248790551 (NXP SEMICONDUCTORS) 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQFP44 PDF資料下載
參數(shù)資料
| 型號： | 935248790551 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQFP44 |
| 封裝： | 10 X 10 MM, 1.75 MM HEIGHT, PLASTIC, SOT-307-2, QFP-44 |
| 文件頁數(shù)： | 5/36頁 |
| 文件大?。?/td> | 314K |
| 代理商： | 935248790551 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
Philips Semiconductors
Product specification
SC26C92
Dual universal asynchronous receiver/transmitter (DUART)
2000 Jan 31
13
Mode, command, clock select, and status registers are duplicated
for each channel to provide total independent operation and control.
Refer to Table 2 for register bit descriptions.
The reserved
registers at addresses H‘02’ and H‘0A’ should never be read during
normal operation since they are reserved for internal diagnostics.
Table 1.
SC26C92 Register Addressing
A3
A2
A1
A0
READ (RDN = 0)
WRITE (WRN = 0)
0
Mode Register A (MR0A, MR1A, MR2A)
0
1
Status Register A (SRA)
Clock Select Register A (CSRA)
0
1
0
Reserved
Command Register A (CRA)
0
1
Rx Holding Register A (RxFIFOA)
Tx Holding Register A (TxFIFOA)
0
1
0
Input Port Change Register (IPCR)
Aux. Control Register (ACR)
0
1
0
1
Interrupt Status Register (ISR)
Interrupt Mask Register (IMR)
0
1
0
Counter/Timer Upper Value (CTU)
C/T Upper Preset Value (CTPU)
0
1
Counter/Timer Lower Value (CTL)
C/T Lower Preset Value (CTPL)
1
0
Mode Register B (MR0B, MR1B, MR2B)
1
0
1
Status Register B (SRB)
Clock Select Register B (CSRB)
1
0
1
0
Reserved
Command Register B (CRB)
1
0
1
Rx Holding Register B (RxFIFOB)
Tx Holding Register B (TxFIFOB)
1
0
User Defined Flag/Status Flag
1
0
1
Input Ports IP0 to IP6
Output Port Conf. Register (OPCR)
1
0
Start Counter Command
Set Output Port Bits Command (SOP12)
1
Stop Counter Command
Reset Output Port Bits Command (ROP12)
NOTE:
The three MR Registers are accessed via the MR Pointer and Commands 1xh and Bxh. (Where “x” represents receiver and transmitter enable/
disable control)
The following named registers are the same for Channels
A and B
Mode Register
MRnA
MRnB
R/W
Status Register
SRA
SRB
R only
Clock Select
CSRA
CSRB
W only
Command Register
CRA
CRB
W only
Receiver FIFO
RxFIFOA
RxFIFOB
R only
Transmitter FIFO
TxFIFOA
TxFIFOB
W only
These registers control the functions which service both
Channels
Input Port Change Register
IPCR
R
Auxiliary Control Register
ACR
W
Interrupt Status Register
ISR
R
Interrupt Mask Register
IMR
W
Counter Timer Upper Value
CTU
R
Counter Timer Lower Value
CTL
R
Counter Timer Preset Upper
CTPU
W
Counter Timer Preset Lower
CTPL
W
Input Port Register
IPR
R
Output Configuration Register
OPCR
W
Set Output Port Bits
SOPR
W
Reset Output Port Bits
ROPR
W
Table 2.
Register Bit Formats
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
MR0A, MR0B
MR0B[3:0] are
d
Rx WATCH
DOG
RxINT BIT 2
TxINT (1:0)
DON’T
CARE
BAUD RATE
EXTENDED II
TEST 2
BAUD RATE
EXTENDED 1
reserved
Returns F on read
0 = Disable
1 = Enable
See Tables in
MR0 description
Set to 0
Returns 1 on read
0 = Normal
1 = Extend II
Set to 0
0 = Normal
1 = Extend
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
MR1A
MR1B
Rx CONTROLS
RTS
Rx INT
BIT 1
ERROR
MODE
PARITY MODE
PARITY
TYPE
BITS PER
CHARACTER
MR1B
0x00
0 = No
1 = Yes
0 = RxRDY
1 = FFULL
0 = Char
1 = Block
00 = With Parity
01 = Force Parity
10 = No Parity
11 = Multidrop Mode
0 = Even
1 = Odd
00 = 5
01 = 6
10 = 7
11 = 8
NOTE: *In block error mode, block error conditions must be cleared by using the error reset command (command 4x) or a receiver reset.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935193990518 | 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC44 |
| 935193990529 | 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC44 |
| 935214890112 | 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PDIP40 |
| 935263028551 | 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQFP44 |
| 935248790557 | 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQFP44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935248-90 | 制造商:JANCO 功能描述:935248-90 |
| 9-3525-012 | 制造商:KEYSTONE 功能描述:MODIFIED 3525,VERSION E |
| 935252-5 | 制造商:C-H 功能描述:935252-5 |
| 935257650112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY ICSUBS TO 935257650112 |
| 935260093112 | 制造商:NXP Semiconductors 功能描述:IC AVIC ADV BASESTATION 14SOIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。