1998 May 15
57
Philips Semiconductors
Product specication
Enhanced Video Input Processor (EVIP)
SAA7111A
17.2.22 SUBADDRESS 1A (READ-ONLY REGISTER)
Table 37 Line-21 text slicer status SA 1A, D3 to D0
17.2.23 SUBADDRESS 1B (READ-ONLY REGISTER)
Table 38 First decoded data byte of the text slicer SA 1B
17.2.24 SUBADDRESS 1C (READ-ONLY REGISTER)
Table 39 Second decoded data byte of the text slicer SA 1C
17.2.25 SUBADDRESS 1F (READ-ONLY REGISTER)
Table 40 Status byte SA 1F
I2C-BUS
STATUS BIT
NAME
FUNCTION
STATUS BIT
F1RDY
new data on eld 1 has been acquired (for asynchronous reading); active HIGH
D0
F1VAL
line-21 of eld 1 carries valid data; active HIGH
D1
F2RDY
new data on eld 2 has been acquired (for asynchronous reading); active HIGH
D2
F2VAL
line-21 of eld 2 carries valid data; active HIGH
D3
I2C-BUS
TEXT DATA
BITS
FUNCTION
DATA BITS
BYTE1 (6 to 0)
data bit 6 to 0 of rst data byte
D6 to D0
P1
parity error ag bit; bit goes HIGH when a parity error has occurred
D7
I2C-BUS
TEXT DATA
BITS
FUNCTION
DATA BITS
BYTE2 (6 to 0)
data bit 6 to 0 of second data byte
D6 to D0
P2
parity error ag bit; bit goes HIGH when a parity error has occurred
D7
I2C-BUS
STATUS BIT
NAME
FUNCTION
STATUS BIT
CODE
colour signal in accordance with selected standard has been detected; active
HIGH
D0
SLTCA
slow time constant active in WIPA-mode; active HIGH
D1
WIPA
white peak loop is activated; active HIGH
D2
GLIMB
gain value for active luminance channel is limited [min (bottom)]; active HIGH
D3
GLIMT
gain value for active luminance channel is limited [max (top)]; active HIGH
D4
FIDT
identication bit for detected eld frequency; LOW = 50 Hz, HIGH = 60 Hz
D5
HLCK
status bit for locked horizontal frequency; LOW = locked, HIGH = unlocked
D6
STTC
status bit for horizontal phase loop; LOW = TV time-constant,
HIGH = VTR time-constant
D7