- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24801 > 935261032118 (NXP SEMICONDUCTORS) SPECIALTY TELECOM CIRCUIT, PDSO24 PDF資料下載
參數(shù)資料
| 型號(hào)： | 935261032118 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | SPECIALTY TELECOM CIRCUIT, PDSO24 |
| 封裝： | PLASTIC, SOT-340, SSOP-24 |
| 文件頁數(shù)： | 8/34頁 |
| 文件大?。?/td> | 293K |
| 代理商： | 935261032118 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
1999 Jan 22
16
Philips Semiconductors
Product specication
Frequency Shift Keying (FSK)/Amplitude
Shift Keying (ASK) receiver
UAA3220TS
Table 3
Tests and results
P1 is the maximum available power from signal generator 1 at the input of the test board; P2 is the maximum available
power from signal generator 2 at the input of the test board.
Notes
1. The voltage at pin PWD of the test circuit alternates between operating mode: on (50 ms; 0 V) and off (138 ms; VCC);
see Fig.4.
2. Probe of spectrum analyzer connected to pin FA (pin 22).
3. Spectrum analyzer connected to the input of the test board.
TEST
GENERATOR
RESULT
12
ASK sensitivity into
pin MIXIN (see Fig.5)
modulated test signal 1;
P1 ≤113 dBm for
fi(RF) = 433.92 MHz;
P1 ≤110 dBm for
fi(RF) = 868.35 MHz
BER
≤ 3 × 102
(e.g. 60 bit errors per second for 2000 bits/s)
FSK sensitivity into
pin MIXIN (see Fig.5)
modulated test signal 2;
P1 ≤100 dBm
BER
≤ 3 × 102
(e.g. 60 bit errors per second for 2000 bits/s)
Maximum input power
for ASK (see Fig.5)
modulated test signal 1;
P1 ≥22 dBm
BER
≤ 3 × 102
(e.g. 60 bit errors per second for 2000 bits/s)
Maximum input power
for FSK (see Fig.5)
modulated test signal 2;
P1 ≥6 dBm
BER
≤ 3 × 102
(e.g. 60 bit errors per second for 2000 bits/s)
Receiver turn-on
time; see note 1 and
Fig.4
modulated test
signal 1 or 2;
P1 =Pref +3dB
check that the rst 10 bits are correct;
error counting is started 10 ms after power down
is switched into operating mode on
Interception point
(mixer + PMA)
see note 2 and Fig.6
test signal 3;
P1 = 40 dBm
test signal 4;
P2 =P1
measure with high impedance probe at pin FA
(for IM3 see Fig.6)
Spurious radiation;
see note 3 and Fig.7
no spurious signals (25 MHz to 1 GHz) with level
higher than maximum PSPUR
IP3
PMA
P
1
IM3
2
---------- dBm
+
=
Fig.4 Timing diagram for pulsed power down voltage.
handbook, full pagewidth
MGM745
VPWD
(V)
2.7
0
50
188
238
376
426
t (ms)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935261178115 | HC/UH SERIES, 1-INPUT INVERT GATE, PDSO5 |
| 935261178125 | HC/UH SERIES, 1-INPUT INVERT GATE, PDSO5 |
| 935261178118 | HC/UH SERIES, 1-INPUT INVERT GATE, PDSO5 |
| 935271787125 | HC/UH SERIES, 1-INPUT INVERT GATE, PDSO5 |
| 935261206112 | ALVT SERIES, OCTAL 1-BIT DRIVER, TRUE OUTPUT, PDSO56 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935261069122 | 制造商:NXP Semiconductors 功能描述:IC SECURITY TRANSPONDER PLLMC |
| 935262025112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935262217118 | 制造商:NXP Semiconductors 功能描述:Real Time Clock Serial 8-Pin SO T/R |
| 935264217557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935267356112 | 制造商:NXP Semiconductors 功能描述:IC TEA1507PN |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。