參數(shù)資料
型號: 93526374557
廠商: NXP SEMICONDUCTORS
元件分類: 接收器
英文描述: FM, AUDIO DEMODULATOR, PQFP44
封裝: PLASTIC, SOT-205, QFP-44
文件頁數(shù): 29/71頁
文件大小: 269K
代理商: 93526374557
2000 Aug 04
35
Philips Semiconductors
Product specication
Digital TV sound demodulator/decoder
TDA9874A
7.3.17
STEREO DAC OUTPUT SELECT REGISTER
(SDACOSR)
This register is used to define the signal source to be
entered into the DAC. The stereo DAC output can be
routed to the analog stereo output pins, depending on the
setting in the AOSR; see Section 7.3.18.
A simplified setting is possible, if automatic FM dematrix
switching (see Section 7.3.9) and auto-select is applied.
The two combinations of FM and NICAM shown in
Table 48 apply to the (rare) condition that three different
languages are being broadcast in an FM + NICAM system.
They allow for a two-out-of-three selection for special
applications. It should be noted that the controlling
microprocessor has to assure that the FM dematrix is set
to the mono position or that bit IDSWFM is set to logic 1.
An additional Automatic Volume Level (AVL) control
function is implemented, which provides a constant output
level of
23 dB (full-scale) for input levels between 0 and
29 dB (full-scale). There are some fixed decay time
constants to choose from, i.e. 2, 4 or 8 s.
The automatic stereo DAC switching, operating similar to
the mono DAC switching, is shown in Table 54.
The default setting after Power-on reset is 0000 0000.
Bits 2 and 6 are not used and should be set to logic 0.
Table 45 Stereo DAC output select register
(subaddress 19)
Table 46 Selection of stereo DAC gain
Table 47 AVL control mode
The AVL attack time is always 10 ms.
Table 48 Signal source left and right
The auto-select function is available only if bits SDOS1
and SDOS0 are set to logic 00 or 01. Matrixing can be set
in the analog output select register.
7.3.18
ANALOG OUTPUT SELECT REGISTER (AOSR)
This register is used to define both the signal source to be
output at the analog outputs and the output channel
selector mode.
The DAC outputs are automatically muted in the event that
one of the analog inputs is selected for output.
The
position of the matrix applies only to the DAC
outputs, it is not available for analog input signals.
The default setting after Power-on reset is 0000 0000.
76
5
4
321
0
SDGS1 0
AVL
1
AVL
0
SDGS0 0 SDOS1 SDOS0
SDGS1
SDGS0
DAC GAIN
(dB)
00
0
01
3
10
6
11
9
AVL1
AVL0
AVL MODE
0
off or reset
0
1
short decay (2 s)
1
0
medium decay (4 s)
1
long decay (8 s)
SDOS1
SDOS0
SIGNAL SOURCE STEREO
DAC
LEFT
RIGHT
0
FM/AM
0
1
NICAM left
NICAM right
1
0
FM/AM
NICAM M1
1
FM/AM
NICAM M2
LR
+
2
--------------
相關(guān)PDF資料
PDF描述
935263897551 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP32
935263898112 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
935263897518 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP32
935263898118 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
935263897557 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935264217557 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935267356112 制造商:NXP Semiconductors 功能描述:IC TEA1507PN
935268081112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935268721125 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R
935269304128 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP