xxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx x xxxxxxxxxxxxxx xxxxxxxxxx xxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx
xxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxxxx xxxxxxxxxxxxxxxxxxx
xxxxxxxxxxxxxxxx xxxxxxxxxxxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxx x x
PCA9685_2
NXP
B
.V
.2009.
All
r
ights
reser
v
ed.
Pr
oduct
data
sheet
Re
v
.02
—
16
J
u
ly
2009
39
of
50
NXP
Semiconductor
s
PCA9685
16-c
hannel,
12-bit
PWM
Fm+
I
2C-b
us
LED
contr
oller
13.
Dynamic
c
haracteristics
Table 14.
Dynamic characteristics
Symbol
Parameter
Conditions
Standard-mode
I2C-bus
Fast-mode I2C-bus
Fast-mode Plus
I2C-bus
Unit
Min
Max
Min
Max
Min
Max
fSCL
SCL clock frequency
0
100
0
400
0
1000
kHz
fEXTCLK
frequency on pin EXTCLK
DC
50
DC
50
DC
50
MHz
tBUF
bus free time between a STOP
and START condition
4.7
-
1.3
-
0.5
-
s
tHD;STA
hold time (repeated) START
condition
4.0
-
0.6
-
0.26
-
s
tSU;STA
set-up time for a repeated
START condition
4.7
-
0.6
-
0.26
-
s
tSU;STO
set-up time for STOP condition
4.0
-
0.6
-
0.26
-
s
tHD;DAT
data hold time
0
-
0
-
0
-
ns
tVD;ACK
data valid acknowledge time
0.3
3.45
0.1
0.9
0.05
0.45
s
tVD;DAT
data valid time
0.3
3.45
0.1
0.9
0.05
0.45
s
tSU;DAT
data set-up time
250
-
100
-
50
-
ns
tLOW
LOW period of the SCL clock
4.7
-
1.3
-
0.5
-
s
tHIGH
HIGH period of the SCL clock
4.0
-
0.6
-
0.26
-
s
tf
fall time of both SDA and SCL
signals
-
300
300
-
120
ns
tr
rise time of both SDA and SCL
signals
-
1000
300
-
120
ns
tSP
pulse width of spikes that must
be suppressed by the input lter
-
50
-
50
-
50
ns
tPLZ
LOW to OFF-state propagation
delay
OE to LEDn;
OUTNE[1:0] = 10 or 11
in MODE2 register
-
40
-
40
-
40
ns
tPZL
OFF-state to LOW propagation
delay
OE to LEDn;
OUTNE[1:0] = 10 or 11
in MODE2 register
-
60
-
60
-
60
ns
tPHZ
HIGH to OFF-state propagation
delay
OE to LEDn;
OUTNE[1:0] = 10 or 11
in MODE2 register
-
60
-
60
-
60
ns