- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24844 > 93V857BG-025LF-T (INTEGRATED DEVICE TECHNOLOGY INC) 93V SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 PDF資料下載
參數(shù)資料
| 型號(hào)： | 93V857BG-025LF-T |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | 93V SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 封裝： | 6.10 MM, 0.50 MM PITCH, MO-153, TSSOP-48 |
| 文件頁(yè)數(shù)： | 5/12頁(yè) |
| 文件大小： | 242K |
| 代理商： | 93V857BG-025LF-T |
2
ICS93V857-XXX
Preliminary Product Preview
Pin Descriptions
R
E
B
M
U
N
I
PE
M
A
N
I
PE
P
Y
TN
O
I
T
P
I
R
C
S
E
D
,
8
2
,
1
2
,
5
1
,
2
1
,
1
,
4
,
5
4
,
8
3
,
4
3
D
VR
W
PV
5
.
2
y
l
p
u
s
r
e
w
o
P
,
5
2
,
4
2
,
8
1
,
8
,
7
,
1
8
4
,
2
4
,
1
4
,
1
3
D
N
GR
W
Pd
n
u
o
r
G
6
1D
D
V
AR
W
PV
5
.
2
,
y
l
p
u
s
r
e
w
o
p
g
o
l
a
n
A
7
1D
N
G
AR
W
P.
d
n
u
o
r
g
o
l
a
n
A
,
6
4
,
4
,
9
3
,
9
2
,
7
2
3
,
5
,
0
1
,
0
2
,
2
)
0
:
9
(
T
K
L
CT
U
O.
s
t
u
p
t
u
o
r
i
a
p
l
a
i
t
n
e
r
e
f
i
d
f
o
k
c
o
l
C
"
e
u
r
T
"
,
7
4
,
3
4
,
0
4
,
0
3
,
6
2
,
6
,
9
,
9
1
,
3
2
)
0
:
9
(
C
K
L
CT
U
O.
s
t
u
p
t
u
o
r
i
a
p
l
a
i
t
n
e
r
e
f
i
d
f
o
s
k
c
o
l
c
"
y
r
a
t
n
e
m
e
l
p
m
o
C
"
4
1C
N
I
_
K
L
CN
It
u
p
n
i
k
c
o
l
c
e
c
n
e
r
e
f
e
r
"
y
r
a
t
n
e
m
e
l
p
m
o
C
"
3
1T
N
I
_
K
L
CN
It
u
p
n
i
k
c
o
l
c
e
c
n
e
r
e
f
e
r
"
e
u
r
T
"
3
3C
T
U
O
_
B
FT
U
O
t
I
.
k
c
a
b
d
e
f
l
a
n
r
e
t
x
e
r
o
f
d
e
t
a
c
i
d
e
d
,
t
u
p
t
u
o
k
c
a
b
d
e
F
"
y
r
a
t
n
e
m
e
l
p
m
o
C
"
o
t
d
e
r
i
w
e
b
t
s
u
m
t
u
p
t
u
o
s
i
h
T
.
K
L
C
e
h
t
s
a
y
c
n
e
u
q
e
r
f
e
m
a
s
e
h
t
a
s
e
h
c
t
i
w
s
.
C
N
I
_
B
F
2
3T
T
U
O
_
B
FT
U
O
e
h
t
a
s
e
h
c
t
i
w
s
t
I
.
k
c
a
b
d
e
f
l
a
n
r
e
t
x
e
r
o
f
d
e
t
a
c
i
d
e
d
,
t
u
p
t
u
o
k
c
a
b
d
e
F
"
e
u
r
T
"
.
T
N
I
_
B
F
o
t
d
e
r
i
w
e
b
t
s
u
m
t
u
p
t
u
o
s
i
h
T
.
K
L
C
e
h
t
s
a
y
c
n
e
u
q
e
r
f
e
m
a
s
6
3T
N
I
_
B
FN
I
r
o
f
L
P
l
a
n
r
e
t
n
i
e
h
t
o
t
l
a
n
g
i
s
k
c
a
b
d
e
f
s
e
d
i
v
o
r
p
,
t
u
p
n
i
k
c
a
b
d
e
F
"
e
u
r
T
"
.
r
o
r
e
s
a
h
p
e
t
a
n
i
m
i
l
e
o
t
T
N
I
_
K
L
C
h
t
i
w
n
o
i
t
a
z
i
n
o
r
h
c
n
y
s
5
3C
N
I
_
B
FN
I
r
o
f
L
P
l
a
n
r
e
t
n
i
e
h
t
o
t
l
a
n
g
i
s
e
d
i
v
o
r
p
,
t
u
p
n
i
k
c
a
b
d
e
F
"
y
r
a
t
n
e
m
e
l
p
m
o
C
"
.
r
o
r
e
s
a
h
p
e
t
a
n
i
m
i
l
e
o
t
C
N
I
_
K
L
C
h
t
i
w
n
o
i
t
a
z
i
n
o
r
h
c
n
y
s
7
3#
D
PN
It
u
p
n
i
S
O
M
C
V
L
.
n
w
o
D
r
e
w
o
P
This PLL Clock Buffer is designed for a VDD of 2.5V, an AVDD of 2.5V and differential data input and output levels.
The ICS93V857-XXX is a zero delay buffer that distributes a differential clock input pair (CLK_INC, CLK_INT) to ten differential
pair of clock outputs (CLKT[0:9], CLKC[0:9]) and one differential pair feedback clock output (FB_OUT, FB_OUTC). The clock
outputs are controlled by the input clocks (CLK_INC, CLK_INT), the feedback clocks (FB_INT, FB_INC) the 2.5-V LVCMOS
input (PD#) and the Analog Power input (AVDD). When input (PD#) is low while power is applied, the receivers are disabled, the
PLL is turned off and the differential clock outputs are Tri-Stated. When AVDD is grounded, the PLL is turned off and bypassed
for test purposes.
When the input frequency is less than the operating frequency of the PLL, appproximately 20MHz, the device will enter a low
power mode. An input frequency detection circuit on the differential inputs, independent from the input buffers, will detect the
low frequency condition and perform the same low power features as when the (PD#) input is low. When the input frequency
increases to greater than approximately 20 MHz, the PLL will be turned back on, the inputs and outputs will be enabled and PLL
will obtain phase lock between the feedback clock pair (FB_INT, FB_INC) and the input clock pair (CLK_INC, CLK_INT).
The PLL in the ICS93V857-XXX clock driver uses the input clocks (CLK_INC, CLK_INT) and the feedback clocks (FB_INT,
FB_INC) provide high-performance, low-skew, low-jitter output differential clocks (CLKT [0:9], CLKC [0:9]). The ICS93V857-
XXX is also able to track Spread Spectrum Clock (SSC) for reduced EMI.
The ICS93V857-XXX is characterized for operation from 0°C to 70°C.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 93V857BG-025LF | 93V SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 93V857YK-025LFT | 93V SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC40 |
| 93Z451AFM | 1K X 8 OTPROM, 45 ns, CQFP24 |
| 93Z450LMQB | 1K X 8 OTPROM, 55 ns, CQCC28 |
| 93Z450APCQR | 1K X 8 OTPROM, 35 ns, PDIP24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 93W5397-1 | 制造商:Grayhill 功能描述:MTGNUTPLTDGULLWING10POSITION30 制造商:Grayhill 功能描述:MTG NUT,PLTD GULL WING, 10 POSITION, 30 UI - Rail/Tube 制造商:Grayhill 功能描述:MTG NUT PLTD GULL WING 10POS |
| 93-XX-10224-3A | 制造商:undefined 功能描述: |
| 93YY5021-4 | 制造商:Grayhill 功能描述:- Bulk |
| 93Z451FMQB | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| 93Z451LMQB | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。