參數(shù)資料
型號: 950201AFLF
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時鐘產(chǎn)生/分配
英文描述: 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
封裝: 0.300 INCH, GREEN, MO-118, SSOP-56
文件頁數(shù): 16/18頁
文件大?。?/td> 255K
代理商: 950201AFLF
7
Integrated
Circuit
Systems, Inc.
ICS950201
0460I—12/13/04
Absolute Maximum Ratings
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V
Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND –0.5 V to VDD +0.5 V
Ambient Operating Temperature . . . . . . . . . . . . 0°C to +70°C
Case Temperature . . . . . . . . . . . . . . . . . . . . . . . . 115°C
Storage Temperature . . . . . . . . . . . . . . . . . . . . . –65°C to +150°C
Stresses above those listed under
Absolute Maximum Ratings may cause permanent damage to the device. These ratings are
stress specifications only and functional operation of the device at these or any other conditions above those listed in the
operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods
may affect product reliability.
Electrical Characteristics - Input/Supply/Common Output Parameters
TA = 0 - 70°C; Supply Voltage VDD = 3.3 V +/-5%
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Input High Voltage
VIH
2VDD + 0.3
V
Input Low Voltage
VIL
VSS - 0.3
0.8
V
Input High Current
IIH
VIN = VDD
-5
5
A
IIL1
VIN = 0 V; Inputs with no pull-up resistors
-5
A
IIL2
VIN = 0 V; Inputs with pull-up resistors
-200
IDD3.3OP
CL = Full load; Select @ 100 MHz
229
240
360
mA
IDD3.3OP
CL =Full load; Select @ 133 MHz
220
236
360
mA
IDD3.3OP
CL = Full load; Select @ 200 MHz
234
245
360
mA
Powerdown Current
IDD3.3PD
45
mA
Input Frequency
Fi
VDD = 3.3 V
14.318
MHz
Pin Inductance
Lpin
7
nH
CIN
Logic Inputs
5
pF
COUT
Output pin capacitance
6
pF
CINX
X1 & X2 pins
27
45
pF
Transition time
1
Ttrans
To 1st crossing of target frequency
3
ms
Settling time
1
Ts
From 1st crossing to 1% target frequency
3
ms
Clk Stabilization
1
TSTAB
From VDD = 3.3 V to 1% target frequency
3
ms
tPZH,tPZL Output enable delay (all outputs)
110
ns
tPHZ,tPLZ Output disable delay (all outputs)
1
10
ns
1Guaranteed by design, not 100% tested in production.
Delay
1
Input Capacitance
1
Input Low Current
Operating Supply
Current
相關(guān)PDF資料
PDF描述
08053C103JA74A GT 14C 4#16 10#12 PIN RECP
950201YFLF-T PROC SPECIFIC CLOCK GENERATOR, PDSO56
950201YGLF-T PROC SPECIFIC CLOCK GENERATOR, PDSO56
950211BFL-T 205 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
950211BFLF 205 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
950201AFLFT 功能描述:時鐘發(fā)生器及支持產(chǎn)品 PC MAIN CLOCK RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
950201AGLF 功能描述:時鐘發(fā)生器及支持產(chǎn)品 PC MAIN CLOCK RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
950201AGLFT 功能描述:時鐘發(fā)生器及支持產(chǎn)品 PC MAIN CLOCK RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
950-202 制造商:Mitutoyo Corporation 功能描述:Wire Gage American Std Wire Gage; American Standard Wire Gage ;RoHS Compliant: NA
950-202001E 制造商:Vero 功能描述:Bulk 制造商:VERO 功能描述:TAPPED STRIP 制造商:Vero Technologies 功能描述:TAPPED STRIP 制造商:Vero Technologies 功能描述:POWER STRIP OUTLET; Accessory Type:Tapped Strip; For Use With:Subracks; Body Material:Steel; External Width:16.7" ;RoHS Compliant: Yes