- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24862 > 950201AFLF (INTEGRATED DEVICE TECHNOLOGY INC) 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 PDF資料下載
參數(shù)資料
| 型號(hào)： | 950201AFLF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 封裝： | 0.300 INCH, GREEN, MO-118, SSOP-56 |
| 文件頁數(shù)： | 5/18頁 |
| 文件大?。?/td> | 255K |
| 代理商： | 950201AFLF |
13
Integrated
Circuit
Systems, Inc.
ICS950201
0460I—12/13/04
The impact of asserting the PCI_STOP# signal will be the following. All PCI[6:0] and stoppable PCI_F[2,0] clocks will latch low
in their next high to low transition. The PCI_STOP# setup time tsu is 10 ns, for transitions to be recognized by the next rising
edge.
PCI_STOP#
PCI_F[2:0] 33MHz
PCI[6:0] 33MHz
tsu
Assertion of PCI_STOP# Waveforms
PCI_STOP# - Assertion (transition from logic "1" to logic "0")
CPU_STOP#
CPUT
CPUC
The impact of asserting the CPU_STOP# pin is all CPU outputs that are set in the I
2C configuration to be stoppable via assertion
of CPU_STOP# are to be stopped after their next transition following the two CPU clock edge sampling as shown. The final state
of the stopped CPU signals is CPUT=High and CPUC=Low. There is to be no change to the output drive current values. The
CPUT will be driven high with a current value equal to (MULTSEL0) X (I REF), the CPUC signal will not be driven.
CPU_STOP# - Assertion (transition from logic "1" to logic "0")
Assertion of CPU_STOP# Waveforms
CPU_STOP# Functionality
#
P
O
T
S
_
U
P
CT
U
P
CC
U
P
C
1l
a
m
r
o
Nl
a
m
r
o
N
0t
l
u
M
*
f
e
r
it
a
o
l
F
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 08053C103JA74A | GT 14C 4#16 10#12 PIN RECP |
| 950201YFLF-T | PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 950201YGLF-T | PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 950211BFL-T | 205 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 950211BFLF | 205 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 950201AFLFT | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 PC MAIN CLOCK RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| 950201AGLF | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 PC MAIN CLOCK RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| 950201AGLFT | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 PC MAIN CLOCK RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| 950-202 | 制造商:Mitutoyo Corporation 功能描述:Wire Gage American Std Wire Gage; American Standard Wire Gage ;RoHS Compliant: NA |
| 950-202001E | 制造商:Vero 功能描述:Bulk 制造商:VERO 功能描述:TAPPED STRIP 制造商:Vero Technologies 功能描述:TAPPED STRIP 制造商:Vero Technologies 功能描述:POWER STRIP OUTLET; Accessory Type:Tapped Strip; For Use With:Subracks; Body Material:Steel; External Width:16.7" ;RoHS Compliant: Yes |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。