- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24862 > 950201YFLF-T (INTEGRATED DEVICE TECHNOLOGY INC) PROC SPECIFIC CLOCK GENERATOR, PDSO56 PDF資料下載
參數(shù)資料
| 型號(hào)： | 950201YFLF-T |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 封裝： | 0.300 INCH, ROHS COMPLIANT, MO-118, SSOP-56 |
| 文件頁(yè)數(shù)： | 11/15頁(yè) |
| 文件大?。?/td> | 204K |
| 代理商： | 950201YFLF-T |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
IDTTM Programmable Timing Control HubTM for P4TM
460J—01/25/10
ICS950201
Programmable Timing Control HubTM for P4TM
5
General I
2C serial interface information
The information in this section assumes familiarity with I
2C programming.
For more information, contact IDT for an I
2C programming application note.
How to Write:
Controller (host) sends a start bit.
Controller (host) sends the write address D2
(H)
ICS clock will
acknowledge
Controller (host) sends a dummy command code
ICS clock will
acknowledge
Controller (host) sends a dummy byte count
ICS clock will
acknowledge
Controller (host) starts sending first byte (Byte 0)
through byte 5
ICS clock will
acknowledge each byte one at a
time.
Controller (host) sends a Stop bit
How to Read:
Controller (host) will send start bit.
Controller (host) sends the read address D3
(H)
ICS clock will
acknowledge
ICS clock will send the
byte count
Controller (host) acknowledges
ICS clock sends first byte
(Byte 0) through byte 6
Controller (host) will need to acknowledge each byte
Controller (host) will send a stop bit
Controller (Host)
ICS (Slave/Receiver)
St art Bit
Address
D2(H)
ACK
Dummy Command Code
ACK
Dummy Byte Count
ACK
Byte 0
ACK
Byte 1
ACK
Byte 2
ACK
Byte 3
ACK
Byte 4
ACK
Byte 5
ACK
Byte 6
ACK
Stop Bit
How to Write:
Controller (Host)
ICS (Slave/Receiver)
St art Bit
Address
D3(H)
ACK
Byte Count
ACK
Byte 0
ACK
Byte 1
ACK
Byte 2
ACK
Byte 3
ACK
Byte 4
ACK
Byte 5
ACK
Byte 6
ACK
Stop Bit
How to Read:
1.
The ICS clock generator is a slave/receiver, I
2C component. It can read back the data stored in the latches for
verification. Read-Back will support Intel PIIX4 "Block-Read" protocol.
2.
The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
3.
The input is operating at 3.3V logic levels.
4.
The data byte format is 8 bit bytes.
5.
To simplify the clock generator I
2C interface, the protocol is set to use only "Block-Writes" from the controller. The bytes
must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has
been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two
bytes. The data is loaded until a Stop sequence is issued.
6.
At power-on, all registers are set to a default condition, as shown.
Notes:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 950201YGLF-T | PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 950211BFL-T | 205 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 950211BFLF | 205 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 08053C103KA72A | General Specifications |
| 950211BFLFT | 205 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 950-202 | 制造商:Mitutoyo Corporation 功能描述:Wire Gage American Std Wire Gage; American Standard Wire Gage ;RoHS Compliant: NA |
| 950-202001E | 制造商:Vero 功能描述:Bulk 制造商:VERO 功能描述:TAPPED STRIP 制造商:Vero Technologies 功能描述:TAPPED STRIP 制造商:Vero Technologies 功能描述:POWER STRIP OUTLET; Accessory Type:Tapped Strip; For Use With:Subracks; Body Material:Steel; External Width:16.7" ;RoHS Compliant: Yes |
| 950-202589L | 制造商:VERO 功能描述:SUBRACK 3U 84HP 240MM |
| 950-202594G | 制造商:VERO 功能描述:SUBRACK 3U 84HP 360MM |
| 950-202594G | 制造商:VERO 功能描述:SUBRACK 3U 84HP 360MM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。