- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24862 > 950218AFLFT (INTEGRATED DEVICE TECHNOLOGY INC) 200.4 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 PDF資料下載
參數(shù)資料
| 型號： | 950218AFLFT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | 200.4 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封裝： | 0.300 INCH, SSOP-48 |
| 文件頁數(shù)： | 17/20頁 |
| 文件大?。?/td> | 331K |
| 代理商： | 950218AFLFT |
6
Third party brands and names are the property of their respective owners.
Integrated
Circuit
Systems, Inc.
ICS950218
Preliminary Product Preview
Byte 1: Output Control Register
(1 = enable, 0 = disable)
Byte 3: Output Control Register
(1 = enable, 0 = disable)
Byte 2: Output Control Register
(1 = enable, 0 = disable)
Byte 4: Output Control Register
(1 = enable, 0 = disable)
ti
B#
n
i
PD
W
Pn
o
it
p
i
r
c
s
e
D
7
ti
B4
4
,
5
41
2
C
/
T
U
P
C
6
ti
B7
3
,
8
31
1
C
/
T
U
P
C
5
ti
B0
4
,
1
41
0
C
/
T
U
P
C
4
ti
B-
X
k
c
a
b
d
a
e
R
4
S
F
3
ti
B-
X
k
c
a
b
d
a
e
R
3
S
F
2
ti
B-
X
k
c
a
b
d
a
e
R
2
S
F
1
ti
B-
X
k
c
a
b
d
a
e
R
1
S
F
0
ti
B-
X
k
c
a
b
d
a
e
R
0
S
F
ti
B#
n
i
PD
W
Pn
o
it
p
i
r
c
s
e
D
7
ti
B-
1
d
e
v
r
e
s
e
R
6
ti
B7
11
9
_
K
L
C
I
C
P
5
ti
B6
11
8
_
K
L
C
I
C
P
4
ti
B5
11
7
_
K
L
C
I
C
P
3
ti
B4
11
6
_
K
L
C
I
C
P
2
ti
B2
11
5
_
K
L
C
I
C
P
1
ti
B1
11
4
_
K
L
C
I
C
P
0
ti
B0
11
3
_
K
L
C
I
C
P
ti
B#
n
i
PD
W
Pn
o
it
p
i
r
c
s
e
D
7
ti
B-
X
)
k
c
a
b
d
a
e
r
(
0
L
E
S
it
l
u
M
6
ti
B-
X
)
k
c
a
b
d
a
e
R
(
1
L
E
S
it
l
u
M
5
ti
B1
31
0
-
6
V
3
4
ti
B0
31
1
-
6
V
3
ti
B8
41
0
F
E
R
2
ti
B1
1
F
E
R
1
ti
B7
21
3
_
6
V
3
0
ti
B8
21
2
_
6
V
3
Notes:
1. PWD = Power on Default
2. For disabled clocks, they stop low for single ended clocks. Differential CPU clocks stop with CPUCLKT at high,
CPUCLKC off, and external resistor termination will bring CPUCLKC low.
ti
B#
n
i
PD
W
Pn
o
it
p
i
r
c
s
e
D
7
ti
B3
21
1
_
z
H
M
8
4
6
ti
B2
21
0
_
z
H
M
8
4
5
ti
B-
1
e
l
b
a
s
i
D
=
0
,
e
l
b
a
n
E
=
1
t
c
e
t
e
d
tf
i
h
s
r
a
e
g
t
e
s
e
R
4
ti
B-
0
I
=
1
;
e
r
a
w
d
r
a
h
y
b
#
4
2
_
8
4
l
e
S
=
0
2
C
3
ti
B-
0
z
H
M
8
4
=
1
,
z
H
M
4
2
=
0
,
#
4
2
_
8
4
l
e
S
2
ti
B8
1
2
_
K
L
C
I
C
P
1
ti
B7
1
_
K
L
C
I
C
P
0
ti
B6
1
0
_
K
L
C
I
C
P
相關PDF資料 |
PDF描述 |
|---|---|
| 08053C103MA72A | General Specifications |
| 950218AFLF | 200.4 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 08053C103MA74A | General Specifications |
| 95022-T43 | MODULAR TERMINAL BLOCK |
| 95022-T32 | MODULAR TERMINAL BLOCK |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 95022 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CHUCK |
| 95022 NC003 | 制造商:Alpha Wire Company 功能描述:BRAID BARE COPP FLAT NO CLR 250' |
| 95022 NC199 | 制造商:Alpha Wire Company 功能描述:BRAID BARE COPPER FLAT 100=100' |
| 950220AFLF | 制造商:Integrated Device Technology Inc 功能描述:Programmable PLL Clock Generator Dual 48-Pin SSOP Tube |
| 950220AFLFT | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
發(fā)布緊急采購，3分鐘左右您將得到回復。