參數(shù)資料
型號: 954206BFLFT
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時鐘產(chǎn)生/分配
英文描述: 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
封裝: 0.300 INCH, 0.025 INCH PITCH, ROHS COMPLIANT, M0-118N, SSOP-56
文件頁數(shù): 14/20頁
文件大小: 315K
代理商: 954206BFLFT
3
Integrated
Circuit
Systems, Inc.
ICS954206B
Advance Information
0940—06/23/05
Pin Description (Continued)
PIN #
PIN NAME
TYPE
DESCRIPTION
29
GND
PWR
Ground pin.
30
PCIEXC4
OUT
Complement clock of differential PCI_Express pair.
31
PCIEXT4
OUT
True clock of differential PCI_Express pair.
32
PEREQ2#*/PCIEXC5
I/O
Real-time input pin that controls SATACLK and PCIEXCLK outputs that are
selected through the I2c. 1 = disabled, 0 = enabled. / Complement clock of
differential PCI Express output.
33
PEREQ1#*/PCIEXT5
I/O
Real-time input pin that controls SATACLK and PCIEXCLK outputs that are
selected through the I2c. 1 = disabled, 0 = enabled. / True clock of
differential PCI Express output.
34
VDDPCIEX
PWR
Power supply for PCI Express clocks, nominal 3.3V
35
CPUCLKC2_ITP/PCIEXC6
OUT
Complimentary clock of CPU_ITP/PCIEX differential pair CPU_ITP/PCIEX
output. These are current mode outputs. External resistors are required
for voltage bias. Selected by ITP_EN input.
36
CPUCLKT2_ITP/PCIEXT6
OUT
True clock of differential pair CPU outputs. These are current mode
outputs. External resistors are required for voltage bias. / True clock of
differential PCIEX pair
37
VDDA
PWR
3.3V power for the PLL core.
38
GNDA
PWR
Ground pin for the PLL core.
39
IREF
OUT
This pin establishes the reference current for the differential current-mode
output pairs. This pin requires a fixed precision resistor tied to ground in
order to establish the appropriate current. 475 ohms is the standard value.
40
CPUCLKC1
OUT
Complimentary clock of differential pair CPU outputs. These are current
mode outputs. External resistors are required for voltage bias.
41
CPUCLKT1
OUT
True clock of differential pair CPU outputs. These are current mode
outputs. External resistors are required for voltage bias.
42
VDDCPU
PWR
Supply for CPU clocks, 3.3V nominal
43
CPUCLKC0
OUT
Complimentary clock of differential pair CPU outputs. These are current
mode outputs. External resistors are required for voltage bias.
44
CPUCLKT0
OUT
True clock of differential pair CPU outputs. These are current mode
outputs. External resistors are required for voltage bias.
45
GND
PWR
Ground pin.
46
SCLK
IN
Clock pin of SMBus circuitry, 5V tolerant.
47
SDATA
I/O
Data pin for SMBus circuitry, 5V tolerant.
48
VDDREF
PWR
Ref, XTAL power supply, nominal 3.3V
49
X2
OUT
Crystal output, Nominally 14.318MHz
50
X1
IN
Crystal input, Nominally 14.318MHz.
51
GND
PWR
Ground pin.
52
REF0
OUT
14.318 MHz reference clock.
53
REF1/FSLC/TEST_SEL
I/O
14.318 MHz reference clock./ 3.3V tolerant input for CPU frequency
selection. Refer to input electrical characteristics for Vil_FS and Vih_FS
values. /TEST_Sel: 3-level latched input to enable test mode.
Refer to Test Clarification Table
54
CPU_STOP#
IN
Stops all CPUCLK, except those set to be free running clocks
55
PCI/SRC_STOP#
IN
Stops all PCICLKs and SRCCLKs besides the free-running clocks at logic 0
level, when input low
56
PCICLK2/REQ_SEL**
I/O
3.3V PCI clock output / Latch select input pin. 0 = PCIEXCLK5 1 = PEREQ
相關(guān)PDF資料
PDF描述
9552-6006-01 RF/MICROWAVE FIXED ATTENUATOR
9552-6006-03 RF/MICROWAVE FIXED ATTENUATOR
9552-6006-04 RF/MICROWAVE FIXED ATTENUATOR
9552-6006-05 RF/MICROWAVE FIXED ATTENUATOR
9552-6006-06 RF/MICROWAVE FIXED ATTENUATOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
954206BGLF 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
954206BGLFT 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
9-5-421 功能描述:3M 421 LEAD FOIL TAPE - 9" X 5YD 制造商:3m (tc) 系列:421 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
954213AGLF 制造商:Integrated Device Technology Inc 功能描述:PROGRAMMABLE TIMING CONTROL HUB FOR MOBILE P4 SYSTEMS
954213AGLFT 制造商:Integrated Device Technology Inc 功能描述:PROGRAMMABLE TIMING CONTROL HUB FOR MOBILE P4 SYSTEMS