參數(shù)資料
型號(hào)： 9702-01
廠商： PEREGRINE SEMICONDUCTOR CORP
元件分類(lèi)： PLL合成/DDS/VCOs
英文描述： 3.0 GHz Integer-N PLL for Rad Hard Applications
中文描述： PHASE LOCKED LOOP, CQCC44
封裝： CERAMIC, QFJ-44
文件頁(yè)數(shù)： 12/13頁(yè)
文件大小： 262K
代理商： 9702-01
Product Specification
PE9702
Page 8 of 13
2003-2006 Peregrine Semiconductor Corp. All rights reserved.
Document No. 70-0036-02
│ UltraCMOS RFIC Solutions
Main Counter Chain
Normal Operating Mode
The main counter chain divides the RF input
frequency, Fin, by an integer derived from the
user-defined values in the “M” and “A” counters. It
is composed of the 10/11 dual modulus prescaler,
modulus select logic, and 9-bit M counter. Setting
Pre_en “l(fā)ow” enables the 10/11 prescaler. Setting
Pre_en “high” allows F
in to bypass the prescaler
and powers down the prescaler.
The output from the main counter chain, fp, is
related to the VCO frequency, Fin, by the following
equation:
fp = Fin / [10 x (M + 1) + A]
(1)
where A
≤ M + 1, 1 ≤ M ≤ 511
When the loop is locked, Fin is related to the
reference frequency, fr, by the following equation:
Fin = [10 x (M + 1) + A] x (fr / (R+1))
(2)
where A
≤ M + 1, 1 ≤ M ≤ 511
A consequence of the upper limit on A is that Fin
must be greater than or equal to 90 x (fr / (R+1)) to
obtain contiguous channels. Programming the M
Counter with the minimum value of “1” will result in
a minimum M Counter divide ratio of “2”.
In Direct Interface Mode, main counter inputs M7
and M8 are internally forced low. In this mode, the
M value is limited to 1
≤ M ≤ 127.
Prescaler Bypass Mode
Setting
Pre_en “high” allows F
in to bypass and
power down the prescaler. In this mode, the
10/11 prescaler and A register are not active, and
the input VCO frequency is divided by the M
counter directly. The following equation relates Fin
to the reference frequency, fr:
Fin = (M + 1) x (fr / (R+1)) )
(3)
where 1 ≤ M ≤ 511
In Direct Interface Mode, main counter inputs M7
and M8 are internally forced low. In this mode, the
M value is limited to 1
≤ M ≤ 127.
Reference Counter
The reference counter chain divides the
reference frequency, fr, down to the phase
detector comparison frequency, fc.
The output frequency of the 6-bit R Counter is
related to the reference frequency by the
following equation:
fc = fr / (R + 1)
(4)
where 0 ≤ R ≤ 63
Note that programming R with “0” will pass the
reference frequency, fr, directly to the phase
detector.
In Direct Interface Mode, R Counter inputs R4
and R5 are internally forced low (“0”).
In this
mode, the R value is limited to 0
≤ R ≤ 15.
Register Programming
Parallel Interface Mode
Parallel Interface Mode is selected by setting the
Bmode input “l(fā)ow” and the Smode input “l(fā)ow”.
Parallel input data, D[7:0], are latched in a
parallel fashion into one of three 8-bit primary
register sections on the rising edge of M1_WR,
M2_WR, or A_WR per the mapping shown in
Table 7 on page 9. The contents of the primary
register are transferred into a secondary register
on the rising edge of Hop_WR according to the
timing diagram shown in Figure 6.
Data is
transferred to the counters as shown in Table 7
on page 9.
The secondary register acts as a buffer to allow
rapid
changes to the VCO frequency.
This
double buffering for “ping-pong” counter control
is programmed via the FSELP input.
When
FSELP is “high”, the primary register contents
set the counter inputs. When FSELP is “l(fā)ow”,
the secondary register contents are utilized.
Parallel input data, D[7:0], are latched into the
enhancement register on the rising edge of
E_WR according to the timing diagram shown in
Figure 5. This data provides control bits as
shown in Table 8 on page 9 with bit functionality
enabled by asserting the
Enh input “l(fā)ow”.
相關(guān)PDF資料
PDF描述
9702-11 3.0 GHz Integer-N PLL for Rad Hard Applications
9704-01 3.0 GHz Integer-N PLL for Rad Hard Apllications
9704-11 3.0 GHz Integer-N PLL for Rad Hard Apllications
971-36006-21 36 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, PRESS FIT
971-36006-31 36 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, PRESS FIT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9702-0259 功能描述:近程傳感器 IRAL-20 -S.5 - -2030VDC;50mA -NPN- -QD59-HSDO RoHS:否 制造商:Vishay Semiconductors 感應(yīng)方式:Optical 感應(yīng)距離:1 mm to 200 mm 電源電壓:2.5 V to 3.6 V 安裝風(fēng)格:SMD/SMT 輸出配置:Digital 最大工作溫度:+ 85 C 最小工作溫度:- 25 C 系列:VCNL3020
9702-0400 功能描述:近程傳感器 IRPL-12 -S2.5- -1030VDC;400mA-PNP- -2m RoHS:否 制造商:Vishay Semiconductors 感應(yīng)方式:Optical 感應(yīng)距離:1 mm to 200 mm 電源電壓:2.5 V to 3.6 V 安裝風(fēng)格:SMD/SMT 輸出配置:Digital 最大工作溫度:+ 85 C 最小工作溫度:- 25 C 系列:VCNL3020
9702-04-100 制造商:Methode Electronics Inc 功能描述:
9702-0500 功能描述:近程傳感器 IRPL-20-S6-1030VDC;200mA-PNP-2M RoHS:否 制造商:Vishay Semiconductors 感應(yīng)方式:Optical 感應(yīng)距離:1 mm to 200 mm 電源電壓:2.5 V to 3.6 V 安裝風(fēng)格:SMD/SMT 輸出配置:Digital 最大工作溫度:+ 85 C 最小工作溫度:- 25 C 系列:VCNL3020
9702-0SL-1 制造商:Johanson Manufacturing 功能描述:Capacitor,Non-Specified,.5p- 2.5pF,250VDC thin trim 制造商:Johanson Manufacturing 功能描述:VARIABLE CAPACITOR 制造商:Johanson 功能描述:VARIABLE CAPACITOR
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*