- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄164924 > 9702-01 (PEREGRINE SEMICONDUCTOR CORP) 3.0 GHz Integer-N PLL for Rad Hard Applications PDF資料下載
參數(shù)資料
| 型號(hào)： | 9702-01 |
| 廠商： | PEREGRINE SEMICONDUCTOR CORP |
| 元件分類： | PLL合成/DDS/VCOs |
| 英文描述： | 3.0 GHz Integer-N PLL for Rad Hard Applications |
| 中文描述： | PHASE LOCKED LOOP, CQCC44 |
| 封裝： | CERAMIC, QFJ-44 |
| 文件頁(yè)數(shù)： | 8/13頁(yè) |
| 文件大?。?/td> | 262K |
| 代理商： | 9702-01 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)
Product Specification
PE9702
Page 4 of 13
2003-2006 Peregrine Semiconductor Corp. All rights reserved.
Document No. 70-0036-02
│ UltraCMOS RFIC Solutions
Table 1. Pin Descriptions (continued)
Note 1:
VDD pins 1, 11, 12, 23, 31, 33, 35, and 38 are connected by diodes and must be supplied with the same positive voltage level.
VDD pins 31 and 38 are used to enable test modes and should be left floating.
Note 2:
All digital input pins have 70 k
pull-down resistors to ground.
Pin No.
Pin Name
Interface Mode
Type
Description
31
VDD-fp
ALL
(Note 1)
VDD for fp. Can be left floating or connected to GND to disable the fp output.
32
Dout
Serial, Parallel
Output
Data Out. The MSEL signal and the raw prescaler output are available on Dout
through enhancement register programming.
33
VDD
ALL
(Note 1)
Same as pin 1.
34
Cext
ALL
Output
Logical “NAND” of PD_
U and PD_D terminated through an on chip, 2 k series
resistor. Connecting Cext to an external capacitor will low pass filter the input to the
inverting amplifier used for driving LD.
35
VDD
ALL
(Note 1)
Same as pin 1.
36
PD_
D
ALL
Output
PD_
D is pulse down when f
p leads fc.
37
PD_
U
ALL
PD_
U is pulse down when f
c leads fp.
38
VDD-fc
ALL
(Note 1)
VDD for fc. Can be left floating or connected to GND to disable the fc output.
39
fc
ALL
Output
Monitor pin for reference divider output. Switching activity can be disabled through
enhancement register programming or by floating or grounding VDD pin 38.
40
GND
ALL
Ground.
41
GND
ALL
Ground.
42
fr
ALL
Input
Reference frequency input.
43
LD
ALL
Output,
OD
Lock detect and open drain logical inversion of CEXT. When the loop is in lock, LD
is high impedance, otherwise LD is a logic low (“0”).
44
Enh
Serial, Parallel
Input
Enhancement mode. When asserted low (“0”), enhancement register bits are
functional.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 9702-11 | 3.0 GHz Integer-N PLL for Rad Hard Applications |
| 9704-01 | 3.0 GHz Integer-N PLL for Rad Hard Apllications |
| 9704-11 | 3.0 GHz Integer-N PLL for Rad Hard Apllications |
| 971-36006-21 | 36 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, PRESS FIT |
| 971-36006-31 | 36 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, PRESS FIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9702-0259 | 功能描述:近程傳感器 IRAL-20 -S.5 - -2030VDC;50mA -NPN- -QD59-HSDO RoHS:否 制造商:Vishay Semiconductors 感應(yīng)方式:Optical 感應(yīng)距離:1 mm to 200 mm 電源電壓:2.5 V to 3.6 V 安裝風(fēng)格:SMD/SMT 輸出配置:Digital 最大工作溫度:+ 85 C 最小工作溫度:- 25 C 系列:VCNL3020 |
| 9702-0400 | 功能描述:近程傳感器 IRPL-12 -S2.5- -1030VDC;400mA-PNP- -2m RoHS:否 制造商:Vishay Semiconductors 感應(yīng)方式:Optical 感應(yīng)距離:1 mm to 200 mm 電源電壓:2.5 V to 3.6 V 安裝風(fēng)格:SMD/SMT 輸出配置:Digital 最大工作溫度:+ 85 C 最小工作溫度:- 25 C 系列:VCNL3020 |
| 9702-04-100 | 制造商:Methode Electronics Inc 功能描述: |
| 9702-0500 | 功能描述:近程傳感器 IRPL-20-S6-1030VDC;200mA-PNP-2M RoHS:否 制造商:Vishay Semiconductors 感應(yīng)方式:Optical 感應(yīng)距離:1 mm to 200 mm 電源電壓:2.5 V to 3.6 V 安裝風(fēng)格:SMD/SMT 輸出配置:Digital 最大工作溫度:+ 85 C 最小工作溫度:- 25 C 系列:VCNL3020 |
| 9702-0SL-1 | 制造商:Johanson Manufacturing 功能描述:Capacitor,Non-Specified,.5p- 2.5pF,250VDC thin trim 制造商:Johanson Manufacturing 功能描述:VARIABLE CAPACITOR 制造商:Johanson 功能描述:VARIABLE CAPACITOR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。