參數(shù)資料
型號(hào): 9704-01
廠商: PEREGRINE SEMICONDUCTOR CORP
元件分類: PLL合成/DDS/VCOs
英文描述: 3.0 GHz Integer-N PLL for Rad Hard Apllications
中文描述: PHASE LOCKED LOOP, CQCC44
封裝: CERAMIC, QFJ-44
文件頁數(shù): 7/10頁
文件大?。?/td> 247K
代理商: 9704-01
Product Specification
PE9704
Page 6 of 10
2003-2006 Peregrine Semiconductor Corp. All rights reserved.
Document No. 70-0083-03
│ UltraCMOS RFIC Solutions
Functional Description
The PE9704 consists of a prescaler, counters, a
phase detector, and control logic. The dual
modulus prescaler divides the VCO frequency by
either 10 or 11, depending on the value of the
modulus select. Counters “R” and “M” divide the
reference and prescaler output, respectively, by
integer values stored in a 20-bit register. An
additional counter (“A”) is used in the modulus
select logic. The phase-frequency detector
generates up and down frequency control signals.
The control logic includes a selectable chip
interface. Data can be written via a serial bus or
hardwired directly to the pins. There are also
various operational and test modes and a lock
detect output.
Main Counter Chain
Normal Operating Mode
Setting the PB control bit “l(fā)ow” enables the ÷10/11
prescaler. The main counter chain then divides
the RF input frequency (FIN) by an integer derived
from the values in the “M” and “A” counters.
In this mode, the output from the main counter
chain (fp) is related to the VCO frequency (FIN) by
the following equation:
fp = FIN / [10 x (M + 1) + A]
(1)
where A
≤ M + 1, 1 ≤ M ≤ 511
When the loop is locked, FIN is related to the
reference frequency (FR) by the following
equation:
FIN = [10 x (M + 1) + A] x (FR / (R+1))
(2)
where A
≤ M + 1, 1 ≤ M ≤ 511
A consequence of the upper limit on A is that FIN
must be greater than or equal to 90 x (FR / (R+1))
to obtain contiguous channels. The A counter can
accept values as high as 15, but in typical
operation it will cycle from 0 to 9 between
increments in M.
Programming the M counter with the minimum
allowed value of “1” will result in a minimum M
counter divide ratio of “2”.
Prescaler Bypass Mode
Setting the enhancement register bit PB “high”
allows FIN to bypass the ÷10/11 prescaler. In
this mode, the prescaler and A counter are
powered down, and the input VCO frequency is
divided by the M counter directly. This mode is
only available when using the serial port to set
the frequency control bits. The following
equation relates FIN to the reference frequency
FR:
FIN = (M + 1) x (FR / (R+1)) )
(3)
where 1 ≤ M ≤ 511
Reference Counter
The reference counter chain divides the
reference frequency FR down to the phase
detector comparison frequency fc.
The output frequency of the 6-bit R Counter is
related to the reference frequency by the
following equation:
fc = FR / (R + 1)
(4)
where 0 ≤ R ≤ 63
Note that programming R with “0” will pass the
reference frequency (FR) directly to the phase
detector.
相關(guān)PDF資料
PDF描述
9704-11 3.0 GHz Integer-N PLL for Rad Hard Apllications
971-36006-21 36 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, PRESS FIT
971-36006-31 36 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, PRESS FIT
971-36009-21 36 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, PRESS FIT
971-36009-31 36 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, PRESS FIT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9704-0159 功能描述:近程傳感器 IRAL-294-S5 - -2030VDC;50mA -NPN- -QD59-HSDO RoHS:否 制造商:Vishay Semiconductors 感應(yīng)方式:Optical 感應(yīng)距離:1 mm to 200 mm 電源電壓:2.5 V to 3.6 V 安裝風(fēng)格:SMD/SMT 輸出配置:Digital 最大工作溫度:+ 85 C 最小工作溫度:- 25 C 系列:VCNL3020
97-041.007 制造商:EAO International 功能描述:PCB INDICATOR SQUARE
97041002 制造商:Laird Technologies Inc 功能描述:CSTR STR BF
9704-11 制造商:PEREGRINE 制造商全稱:PEREGRINE 功能描述:3000 MHz UltraCMOS⑩ Integer-N PLL Rad Hard for Space Applications
97042002 制造商:Laird Technologies Inc 功能描述:CSTR FRG BF