參數(shù)資料
型號(hào): 9FG1901YK-T
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時(shí)鐘產(chǎn)生/分配
英文描述: 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PQCC72
封裝: PLASTIC, MO-220, MLF-72
文件頁數(shù): 11/17頁
文件大小: 233K
代理商: 9FG1901YK-T
3
Integrated
Circuit
Systems, Inc.
ICS9FG1901
0962E—01/02/07
Pin Description (Continued)
PIN #
PIN NAME
PIN TYPE
DESCRIPTION
37
OE9#
IN
Active low input for enabling DIF pair 9.
1 = tri-state outputs, 0 = enable outputs
38
DIF_9
OUT
0.7V differential true clock output
39
DIF_9#
OUT
0.7V differential complement clock output
40
OE10#
IN
Active low input for enabling DIF pair 10.
1 = tri-state outputs, 0 = enable outputs
41
DIF_10
OUT
0.7V differential true clock output
42
DIF_10#
OUT
0.7V differential complement clock output
43
OE11#
IN
Active low input for enabling DIF pair 11.
1 = tri-state outputs, 0 = enable outputs
44
DIF_11
OUT
0.7V differential true clock output
45
DIF_11#
OUT
0.7V differential complement clock output
46
GND
PWR
Ground pin.
47
VDD
PWR
Power supply, nominal 3.3V
48
OE12#
IN
Active low input for enabling DIF pair 12.
1 = tri-state outputs, 0 = enable outputs
49
DIF_12
OUT
0.7V differential true clock output
50
DIF_12#
OUT
0.7V differential complement clock output
51
OE13#
IN
Active low input for enabling DIF pair 13.
1 = tri-state outputs, 0 = enable outputs
52
DIF_13
OUT
0.7V differential true clock output
53
DIF_13#
OUT
0.7V differential complement clock output
54
OE14#
IN
Active low input for enabling DIF pair 14.
1 = tri-state outputs, 0 = enable outputs
55
DIF_14
OUT
0.7V differential true clock output
56
DIF_14#
OUT
0.7V differential complement clock output
57
OE15#
IN
Active low input for enabling DIF pair 15.
1 = tri-state outputs, 0 = enable outputs
58
DIF_15
OUT
0.7V differential true clock output
59
DIF_15#
OUT
0.7V differential complement clock output
60
OE16#
IN
Active low input for enabling DIF pair 16.
1 = tri-state outputs, 0 = enable outputs
61
DIF_16
OUT
0.7V differential true clock output
62
DIF_16#
OUT
0.7V differential complement clock output
63
VDD
PWR
Power supply, nominal 3.3V
64
GND
PWR
Ground pin.
65
DIF_17
OUT
0.7V differential true clock output
66
DIF_17#
OUT
0.7V differential complement clock output
67
DIF_18
OUT
0.7V differential true clock output
68
DIF_18#
OUT
0.7V differential complement clock output
69
OE17_18#
IN
Active low input for enabling DIF pairs 17 and 18.
1 = tri-state outputs, 0 = enable outputs
70
CLK_IN
IN
Input for reference clock.
71
CLK_IN#
IN
"Complementary" reference clock input.
72
SMB_A2_PLLBYP#
IN
SMBus address bit 2. When Low, the part operates as a fanout buffer with the
PLL bypassed. When High, the part operates as a zero-delay buffer (ZDB) with
the PLL operating.
0 = fanout mode (PLL bypassed), 1 = ZDB mode (PLL used)
相關(guān)PDF資料
PDF描述
9FG430AGILFT 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
9FG430AGLF 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
9FG430AFILF 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
9FG430AGLFT 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
9FG430AGILF 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9FG1902AKLF 制造商:Integrated Device Technology Inc 功能描述:PCIE BUFFER 制造商:Integrated Device Technology Inc 功能描述:72 VFQFN (LEAD FREE) - Rail/Tube
9FG1902AKLFT 制造商:Integrated Device Technology Inc 功能描述:PCIE BUFFER 制造商:Integrated Device Technology Inc 功能描述:72 VFQFN (LEAD FREE) - Tape and Reel
9FG1903AK-1LF 制造商:Integrated Device Technology Inc 功能描述:PCIE BUFFER 制造商:Integrated Device Technology Inc 功能描述:72 VFQFN (LEAD FREE) - Rail/Tube
9FG1903AK-1LFT 功能描述:時(shí)鐘緩沖器 PCIE BUFFER RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲(最大值): 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel
9FG1903AKLF 功能描述:時(shí)鐘緩沖器 PCIE BUFFER RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲(最大值): 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel