參數(shù)資料
型號(hào): 9FG430AGILFT
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時(shí)鐘產(chǎn)生/分配
英文描述: 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
封裝: 4.40 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-28
文件頁(yè)數(shù): 12/18頁(yè)
文件大小: 205K
代理商: 9FG430AGILFT
IDT Four Output Differential Frequency Generator for PCIe Gen3 and QPI
1681C—08/26/10
9FG430
Four Output Differential Frequency Generator for PCIe Gen3 and QPI
3
Pin Description
PIN #
PIN NAME
PIN TYPE
DESCRIPTION
1
XIN/CLKIN
IN
Crystal input or Reference Clock input
2
X2
OUT
Crystal output, Nominally 14.318MHz
3
VDD
PWR
Power supply, nominal 3.3V
4
GND
PWR
Ground pin.
5
REFOUT
OUT
Reference Clock output
6
vFS2
IN
Frequency select pin. This pin has an internal 120k pull down resistor
7
DIF_3
OUT
0.7V differential true clock output
8
DIF_3#
OUT
0.7V differential Complementary clock output
9
VDD
PWR
Power supply, nominal 3.3V
10
GND
PWR
Ground pin.
11
DIF_2
OUT
0.7V differential true clock output
12
DIF_2#
OUT
0.7V differential Complementary clock output
13
SDATA
I/O
Data pin for SMBus circuitry, 5V tolerant.
14
SCLK
IN
Clock pin of SMBus circuitry, 5V tolerant.
15
DIF_STOP#
IN
Active low input to stop differential output clocks.
16
vSPREAD
IN
Asynchronous, active high input to enable spread spectrum functionality. This pin
has a 120Kohm pull down resistor.
17
^SEL14M_25M#
IN
Select 14.31818 MHz or 25 Mhz input frequency. This pin has an internal 120kohm
pull up resistor.
1 = 14.31818 MHz, 0 = 25 MHz
18
DIF_1#
OUT
0.7V differential Complementary clock output
19
DIF_1
OUT
0.7V differential true clock output
20
GND
PWR
Ground pin.
21
VDD
PWR
Power supply, nominal 3.3V
22
DIF_0#
OUT
0.7V differential Complementary clock output
23
DIF_0
OUT
0.7V differential true clock output
24
vFS1
IN
Frequency select pin.
25
vFS0
IN
Frequency select pin.
26
IREF
OUT
This pin establishes the reference for the differential current-mode output pairs. It
requires a fixed precision resistor to ground. 475ohm is the standard value for
100ohm differential impedance. Other impedances require different values. See
data sheet.
27
GNDA
PWR
Ground pin for the PLL core.
28
VDDA
PWR
3.3V power for the PLL core.
Note:
^ indicates internal 120K pull up
v indicates internal 120K pull down
相關(guān)PDF資料
PDF描述
9FG430AGLF 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
9FG430AFILF 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
9FG430AGLFT 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
9FG430AGILF 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
9FG830AGLFT 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9FG430AGLF 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 PCIE SYNTHESIZER - GEN3, 4 OUTPUT RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
9FG430AGLFT 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 PCIE SYNTHESIZER - GEN3, 4 OUTPUT RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
9FG431AFILF 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 PCIE SYNTHESIZER - GEN3, 4 OUTPUT RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
9FG431AFILFT 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 PCIE SYNTHESIZER - GEN3, 4 OUTPUT RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
9FG431AFLF 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 PCIE SYNTHESIZER - GEN3, 4 OUTPUT RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel